REALTEK

ALC1220-VB
(PN: ALC1220-VB2-CG)

7.1+2 CHANNEL HIGH FIDELITY
HD AUDIO CODEC

DATASHEET

Rev. 0.3
18 October 2017

REALTEK

COPYRIGHT

DISCLAIMER

Realtek provides this document 'as is', without warranty of any kind. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.

TRADEMARKS

Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.

USING THIS DOCUMENT

This document is intended for the hardware and software engineer's general information on the Realtek ALC1220-VB Ics.

Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide.

REVISION HISTORY

Revision	Release Date	Summary
01	2017/07/11	First Draft Version Release
0.2	2017/09/14	Modify Some Typos
0.3	2017/10/18	Modify ordering information. Modify 4.2. Jack Detection Resistor Matrix(Add Table 3.)

Table of Contents

List of Tables

List of Figures

1. General Description

The ALC1220-VB is a high performance multi-channel audio codec with bilingual interface supporting High Definition Audio 1.0a and industrial standard I2S+I2C mode. The ALC1220-VB provides ten DAC channels that simultaneously support 7.1-channel playback, plus 2 channels of independent stereo output (multiple streaming) through the front panel stereo output with up to 120dB Signal-to-Noise (SNR). Three stereo ADCs are integrated and can support multiple analog audio inputs, including a 110dB SNR stereo line level input and microphone array with software features Acoustic Echo Cancellation (AEC), Beam Forming (BF), Noise Suppression (NS) and Far Field voice Pick up (FFP) technologies.

Realtek proprietary lossless content protection technology protects pre-recorded lossless contents, allowing full-rate audio enjoyment from DVD Audio and Blu-ray DVD discs. The ALC1220-VB also provides a Direct-Stream-Digital (DSD) decoder and encoder to help users enjoy high quality DSD stream content and create their own DSD stream with minimum quality loss caused by DA and AD converters.

All analog I/O are input and output capable, and all can be re-tasked according to user definitions. There are three headphone amplifiers integrated at analog output ports (port-D/port-E/port-F). The headphone amplifier at port-D (FRONT) is a cap-free type that can save an external coupling capacitor and provide less distortion and less pop affects. This port-D headphone amplifier has 2.1Vrms output capability and can drive high impedance (up to 600Ω) headphones with the excellent audio response preferred by musicians and game players.

Support for 16/20/24-bit SPDIF output with up to 192kHz sample rate offers easy connection of PCs to High Definition Media Interface (HDMI) transmitters or consumer electronic products such as digital decoders and A/V receivers. I2S (Master mode) output can connect to an external amplifier driving high power multimedia platform speakers.

The ALC1220-VB supports host audio from the Intel and AMD chipsets, and also from any other HDA compatible audio controller that is HDA 1.0a compliant. With various software utilities like environment sound emulation, multiple-band and independent software equalizer, dynamic range compressor and expander, optional third parties software features from Dolby, DTS, Waves and Fortemedia, Creative Host Audio, the ALC1220-VB offers the highest sound quality, providing an excellent entertainment package and game experience for PC users.

2. Features

2.1. Hardware Features

- Bilingual interface supports both HD Audio (HDA, mHDA) and I2S+ I2C (SoC) multi-channel (TDM) mode

- Front DAC to Port-D with 120dB SNR (A-weighting)

- Front DAC to Port-E with 110dB SNR (A-weighting)

- Port-C to main ADC(ADC09) with 110dB SNR (A-weighting)

- Port-F to main ADC(ADC09) with 110dB SNR (A-weighting)

- DACs (except Front DAC) with >95dB SNR (A-weighting), ADCs with >92dB SNR (A-weighting)

- Ten DAC channels support 16/20/24/32-bit PCM for 7.1 channel sound playback, plus 2 channels of concurrent independent stereo sound output (multiple streaming) through the front panel output

- Three stereo ADCs support 16/20/24-bit PCM format, multiple stereo recording

- All DACs supports 44.1k/48k/88.2k/96k/176.4k/192kHz sample rate

- All ADCs supports 44.1k/48k/88.2k/96k/176.4k/192kHz sample rate

- SPDIF-OUT supports 16/20/24-bit and 32k/44.1k/48k/88.2k/96k/192kHz sample rate

- I2S-OUT supports 44.1k/48k/96k/176.4k/192kHz sample rate up to 24 bits and master mode only.

- All analog jacks (port-A to port-H, except port-D) are stereo input and output re-tasking

- Port-D/E/F built-in headphone amplifiers, Port-D headphone amplifier is cap-free type and has 2.1Vrms output capability

- Headphone impedance detection (Port-D cap-free headphone amplifier)

- Port-B/C/E/F with software selectable boost gain (+10/+20/+30dB) for analog microphone input

- Analog microphone bias voltages (VREFOUT) are software selectable (2.25V/3.2V/4.0V)

- Four jack detection pins; each designed to detect up to 2 jacks

- Up to eight GPIOs (General Purpose Input and Output) for customized applications. All GPIO are pin shared with SPDIF-OUT, digital MIC, I2S interface and IRQ

- Supports anti-pop mode when analog power AVDD1/CPVDD is on and digital power is off

- Content Protection for Full Rate lossless DVD Audio, Blu-ray DVD, and HD-DVD audio content playback (with selected versions of WinDVD/PowerDVD)

■ Integrates hardware DSD native decoder (64Fs ;128Fs and 256Fs) and encoder (64Fs and 128Fs) and DoP decoder (64Fs)

■ Supports LED control according to music tempo/rhythm, and pumping signal in standby mode

■ Support impedance sensing for headphone device.

■ Supports legacy analog mixer architecture

■ 0.75dB per step output volume and input volume control

■ Supports 3.3V digital power, 1.5V or 3.3V digital I/O power for Audio link, and 4.5~5.5V analog power

■ Intel low power ECR compliant and power status control for each analog/digital converter and pin widget

■ Intel mHDA (ECR-48A) and scalable I/O (ECR-49A) compliant

■ Built-in analog LDOs for converters, mixer, and headphone amplifiers

■ 56-pin QFN 'Green' package

■ Due to HDA-Link Spec:the maximum bandwidth of transmission data is 960 bits, it is a limitation for 32bit/192k/7.1 channel and 32bit/192k/5.1 channel + 32bit/192k/2 channel multi-streams (the total data is1024 bits; over the bandwidth of HDA-Link)applications.

2.2. *Software Features*

■ Meets Microsoft WLP audio requirements and WHQL certification

■ WaveRT-based audio function driver for Windows OS

■ Direct Sound 3D™ compatible

■ I3DL2 compatible

■ 7.1+2 channel multi-streaming enables concurrent gaming/VoIP

■ Emulation of 26 sound environments to enhance gaming experience

■ Multiband software equalizer and tools provided

■ Voice Cancellation and Key Shifting effect

■ Dynamic range control (expander, compressor, and limiter) with adjustable parameters

■ Intuitive Configuration Panel (Realtek Audio Manager) to enhance user experience

■ Microphone Acoustic Echo Cancellation (AEC), Noise Suppression (NS), Beam Forming (BF), Far Field Voice Pick up (FFP) technologies for voice applications

■ Smart multiple streaming operation

■ HDMI audio driver for AMD platform

■ Optional 3rd parties surround sound and voice processing features

3. System Applications

■ Desktop multimedia PCs

■ Notebook PCs

4. Block Diagram

Figure 1.   Block Diagram

(*) Boost is only controlled by standard VERB when LINE1 is configured to microphone port.

4.1.   Analog Input/Output Unit

Pin Complex widgets NID=15h~1Bh are re-tasking IOs. 19h and 1Bh support traditional headphone amplifiers.

Figure 2.   Analog Input/Output Unit

4.2. Jack Detection Resistor Matrix

Table 1. Jack Detection Resister Matrix (Default)

JD1	
FRONT-JD(*)	SURR-JD
R1(200K)	R2(100K)
JD2	
MIC1-JD	CLFE-JD
R1(200K)	R2(100K)
JD3	
MIC2-JD	LINE2-JD
R1(200K)	R2(100K)
JD4	
LINE1-JD	SIDESURR-JD(*)
R1(200K)	R2(100K)

Table 2. Jack Detection Resister Matrix (Swap by VERB)

JD1	
SIDESURR-JD(*)	SURR-JD
R1(200K)	R2(100K)
JD2	
MIC1-JD	CLFE-JD
R1(200K)	R2(100K)
JD3	
MIC2-JD	LINE2-JD
R1(200K)	R2(100K)
JD4	
LINE1-JD	FRONT-JD(*)
R1(200K)	R2(100K)

Table 3. Jack Detection Resister Matrix (Swap by VERB)

JD1	
FRONT-JD(*)	MIC2-JD
R1(200K)	R2(100K)
JD2	
MIC1-JD	CLFE-JD
R1(200K)	R2(100K)
JD3	
SURR-JD	LINE2-JD
R1(200K)	R2(100K)
JD4	
LINE1-JD	SIDESURR-JD(*)
R1(200K)	R2(100K)

Figure 3. Jack Detection1 Connection Example

4.3. Instructions for Bilingual Interface

Before the ALC1220-VB powers on, the hardware circuit has to decide which protocol will be configured. Pin56 (HD-I2S SEL) is used to select the audio interface. When the system is powered on with the internal OSC active, the digital circuit will latch the state of pin56. If the state is low state (<0.5*DVDD), the codec enters SoC mode; if the state is high state (>0.5*DVDD), the codec enters HD-A mode.

Table 3. Bilingual Interface

Pin No.	I2S Mode	HD-A Mode
11	BCLK	BCLK
12	LRCK	SYNC
14	DIN	SDATA-OUT
13	DOUT	SDATA-IN
10	MCLK	RESETB
55	I2C-CLK	-
54	I2C-DAT	-

Figure 4.   Audio Codec is in HD-A Mode

Figure 5.   Audio Codec is in I2S/I2C Mode

5. Pin Assignments

Figure 6. Pin Assignments

5.1. Package and Version Identification

Green package is indicated by the 'G' in GXXXVS (Figure 6). The silicon version and step numbers are shown in the location marked 'V' and 'S'.

6. Pin Descriptions

Name	Type	Pin	Description	Characteristic Definition
DVDD	P	1	Digital Core Power	Digital VDD (3.3V)
LED-BEAT/ GPIO0/ DMIC-DATA 12	IO	2	LED Beat mode function/ General Purpose Input/Output 0/ Data input from digital MIC1,2	Schmitt trigger input, $V_{IL}=0.33*(DVDD)$, $V_{IH}=0.66*(DVDD)$ Output, $V_{OL}=0.1*(DVDD)$, $V_{OH}=0.9*(DVDD)$ Internal pull low to ground by 47k ohm.
EAPD/ GPIO1/ DMIC-CLK/ LED-PULSE	IO	3	External Amplifier Power Down/ General Purpose Input/Output 1/ Clock output for digital MIC/ LED pulse mode	Schmitt trigger input, $V_{IL}=0.33*(DVDD)$, $V_{IH}=0.66*(DVDD)$ Output, $V_{OL}=0.1*(DVDD)$, $V_{OH}=0.9*(DVDD)$ Internal pull low to ground by 47k ohm.
I2S-IN/ GPIO6/ MIC-GPI/ EAPD	IO	4	I2S interface Data Input/ General Purpose Input/Output 6/ MIC Detect for Combo Jack/ External Amplifier Power Down	Schmitt trigger input, $V_{IL}=0.33*(DVDD)$, $V_{IH}=0.66*(DVDD)$ Output, $V_{OL}=0.1*(DVDD)$, $V_{OH}=0.9*(DVDD)$ Internal pull low to ground by 47k ohm.
I2S-OUT1/ GPIO7/ DSD-R	IO	5	I2S Interface Data Output/ General Purpose Input/Output 7/ Right Channel DSD Data Output	Schmitt trigger input, $V_{IL}=0.33*(DVDD)$, $V_{IH}=0.66*(DVDD)$ Output, $V_{OL}=0.1*(DVDD)$, $V_{OH}=0.9*(DVDD)$ Internal pull low to ground by 47k ohm.
I2S-SCLK/ GPIO2/ DSD-SCLK	IO	6	I2S Interface Shft (Bit) CLK/ General Purpose Input/Output 2/ DSD Clock Output Default: I2S-SCLK output	Schmitt trigger input, $V_{IL}=0.33*(DVDD)$, $V_{IH}=0.66*(DVDD)$ Output, $V_{OL}=0.1*(DVDD)$, $V_{OH}=0.9*(DVDD)$ Internal pull low to ground by 47k ohm.
I2S-MCLK/ GPIO4/ I2S-OUT2/ EAPD/ MIC-GPI	IO	7	I2S Master Output Clock for Serial Audio Data 128Fs, 256Fs/ General Purpose Input/Output 4/ External Amplifier Power Down/ MIC Detect for Combo Jack/ Default: I2S-MCLK output	Schmitt trigger input, $V_{IL}=0.33*(DVDD)$, $V_{IH}=0.66*(DVDD)$ Output, $V_{OL}=0.1*(DVDD)$, $V_{OH}=0.9*(DVDD)$ Internal pull low to ground by 47k ohm.
I2S-LRCK/ GPIO5/ DSD-L	IO	8	I2S Interface Left Right Channel Strobe/ General Purpose Input/Output 5/ Left Channel DSD Data Output Default: I2S-LRCK output	Schmitt trigger input, $V_{IL}=0.33*(DVDD)$, $V_{IH}=0.66*(DVDD)$ Output, $V_{OL}=0.1*(DVDD)$, $V_{OH}=0.9*(DVDD)$ Internal pull low to ground by 47k ohm.
DVDD-IO	P	9	Digital Power for Audio Link	Scalable Digital VDD (1.5V~3.3V)
Audio Link RESETB/ MCLK (Note1)	IO	10	Link Reset/ Clock Input 19.2M/24M/24.576Mhz for I2S	Schmitt trigger input, $V_{IL}=0.4*DVDD\text{-}IO$, $V_{IH}=0.6*DVDD\text{-}IO$ Output, $V_{OH}=0.9*DVDD\text{-}IO$, $V_{OL}=0.1*DVDD\text{-}IO$

Name	Type	Pin	Description	Characteristic Definition
Audio Link BCLK/ BCLK (Note1)	I	11	6M/12M/24MHz Bit Clock In for HD-A interface/ Bit Clock Output for I2S	Schmitt trigger input, V_{IL}=0.4*DVDD-IO, V_{IH}=0.6*DVDD-IO
Audio Link SYNC/ LRCK (Note1)	I	12	Sample Sync, 48kHz for HD-A Interface/ Left/ Right clock (44.1K/48K/96K/192K) for I2S	Schmitt trigger input, V_{IL}=0.4*DVDD-IO, V_{IH}=0.6*DVDD-IO
Audio Link SDATA-IN/ DOUT (Note1)	IO	13	Serial TDM data out for HD-A Interface/ I2S Data Output to controller for I2S	Schmitt trigger input, V_{IL}=0.4*DVDD-IO, V_{IH}=0.6*DVDD-IO Output, V_{OH}=0.9*DVDD-IO, V_{OL}=0.1*DVDD-IO
Audio Link SDATA-OUT /DIN (Note1)	I	14	Serial TDM Data Input for HD-A interface/ I2S Data Input from controller for I2S	Schmitt trigger input, V_{IL}=0.4*DVDD-IO, V_{IH}=0.6*DVDD-IO
PCBEEP	I	15	External PCBEEP input	Analog input; 1.4Vrms of full scale input
LINE2-VREFO	O	16	Bias Voltage for LINE2	2.25V/3.2V/4.0V reference voltage
MIC2-VREFO	O	17	Bias Voltage for MIC2	2.3V/3.0V/3.8V reference voltage
MIC1-VREFO-L	O	18	Bias Voltage for MIC1	2.25V/3.2V/4.0V reference voltage
MIC1-VREFO-R	O	19	Bias Voltage for MIC1	2.25V/3.2V/4.0V reference voltage
LFE	IO	20	Analog Input and Output	Analog I/O (PORT-G-R), default LFE channel.
CEN	IO	21	Analog Input and Output	Analog I/O (PORT-G-L), default center channel.
LINE2-R	IO	22	Analog Input and Output with Multiple Function (Right)	Analog I/O (PORT-E-R), default 2[nd] line input. Recommended to be re-tasking port at front panel
LINE2-L	IO	23	Analog Input and Output with Multiple Function (Left)	Analog I/O (PORT-E-L), default 2[nd] line input. Recommended to be re-tasking port at front panel
SURR-R	IO	24	Analog Input and Output (Right)	Analog I/O (PORT-A-R), default surround channel.
SURR-L	IO	25	Analog Input and Output (Left)	Analog I/O (PORT-A-L), default surround channel.
AVDD1	P	26	Built-In LDO Input	VDD (5V) Input
LDO1-CAP	-	27	Built-In LDO Output for Mixer & Amp	10µF capacitor to analog ground
VREF	-	28	0.5×LDO-OUT1 Reference Voltage	10µF capacitor to analog ground
AVSS1	G	29	Analog Ground for Mixer & Amp	Analog ground
MIC1-R	IO	30	Analog Input and Output with Multiple Function (Right)	Analog I/O (PORT-B-R), default 1[st] mic input. Recommended to be microphone input at rear panel
MIC1-L	IO	31	Analog Input and Output with Multiple Function (Left)	Analog I/O (PORT-B-L), default 1[st] mic input. Recommended to be microphone input at rear panel
SIDESURR-R	IO	32	Analog Input and Output (Right)	Analog I/O (PORT-H-R), default side channel.

Name	Type	Pin	Description	Characteristic Definition
SIDESURR-L	IO	33	Analog Input and Output (Left)	Analog I/O (PORT-H-L), default side channel.
MIC2-R	IO	34	Analog Input and Output with Multiple Function (Right)	Analog I/O (PORT-F-R), default 2nd mic input. Recommended to be re-tasking port at front panel
MIC2-L	IO	35	Analog Input and Output with Multiple Function (Left)	Analog I/O (PORT-F-L), default 2nd mic input. Recommended to be re-tasking port at front panel
LINE1-R	IO	36	Analog Input and Output with Multiple Function (Right)	Analog I/O (PORT-C-R), default 1st line input. Recommended to be line level input at rear panel
LINE1-L	IO	37	Analog Input and Output with Multiple Function (Left)	Analog I/O (PORT-C-L), default 1st line input. Recommended to be line level input at rear panel
LDO2-VRP	-	38	Internal Voltage for DAC, ADC	100µF Polar Capacitor to analog ground
LDO2-CAP	-	39	Reference voltage for integrated regulator for Analog core power	10µF capacitor to analog ground
AVSS2	G	40	Analog Ground for DAC & ADC	Analog ground
CPVDD	P	41	Analog/Capless Amplifier VDD (Only 3.3V)	Power supply for cap-saving HP AMP & its charge pump
CBP	-	42	Reference Capacitor	2.2µF capacitor to CBN
CBN	-	43	Reference Capacitor	2.2µF capacitor to CBP
CPVEE	-	44	Reference Voltage Output	2.2µF capacitor to analog ground
FRONT-R	O	45	Analog Output (Right)	Analog output (PORT-D-R)
FRONT-L	O	46	Analog Output (Left)	Analog output (PORT-D-L)
CPVREF	-	47	Reference Ground	Analog ground
JD1	I	48	Jack Detect for FRONT and SURR port	Internal pull high/low/float programmable PIN. 3 thresholds to detect 4 states 2.2V/1.65V/1.32V (Option for 1 pin detects 1 port)
JD2	I	49	Jack Detect for MIC1 and CLFE port	Internal pull high/low/float programmable PIN 3 thresholds to detect 4 states 2.2V/1.65V/1.32V (Option for 1 pin detects 1 port)
JD3	I	50	Jack Detect for MIC2 and LINE2 port	Internal pull high/low/float programmable PIN 3 thresholds to detect 4 states 2.2V/1.65V/1.32V (Option for 1 pin detects 1 port)
JD4	I	51	Jack Detect for LINE1 and SIDESURR port	Internal pull high/low/float programmable PIN 3 thresholds to detect 4 states 2.2V/1.65V/1.32V (Option for 1 pin detects 1 port)
LDO3-CAP	-	52	Reference voltage for integrated regulator for Digital core power	4.7µF capacitor to **digital** ground
SPDIF-OUT/ MIC-GPI	IO	53	SPDIF Output/ MIC Detect for Combo Jack	Schmitt trigger input, V_{IL}=0.33*(DVDD), V_{IH}=0.66*(DVDD) Digital Output: V_{OL} <0.1*DVDD, V_{OH} >0.9*DVDD 6mA@75Ω Output driving
I2C-SDA	OD	54	I2C interface data	Open Drain

Name	Type	Pin	Description	Characteristic Definition
I2C-CLK	OD	55	I2C interface clock	Open Drain
HD-I2S SEL/ IRQOUT/ GPIO3	IO	56	Strapping at power on reset for mode select between HD-A and SoC mode Strap=1 is HD-A Mode Strap=0 is SOC mode Function after Strap: HD-A Mode: GPIO3 SoC Mode: IRQ flag output	Default: Floating, external pull up/low is necessary Schmitt trigger input, $V_{IL}=0.33*(DVDD)$, $V_{IH}=0.66*(DVDD)$ Output, $V_{OL}=0.1*(DVDD)$, $V_{OH}=0.9*(DVDD)$
Thermal PAD	-		Digital Ground	Ground for digital circuit
				Total: 57 Pins

Note 1: The function of the Pin is determined by pin 56's state when power on.

7. High Definition Audio Link Protocol

7.1. Link Signals

The High Definition Audio (HDA) link is the digital serial interface that connects the HDA codecs to the HDA Controller. The HDA link protocol is controller synchronous, based on a 24.0MHz BIT-CLK sent by the HDA controller. The input and output streams, including command and PCM data, are isochronous with a 48kHz frame rate. Figure 7 shows the basic concept of the HDA link protocol.

Figure 7.   HDA Link Protocol

7.1.1. Link Signal Definitions

Table 5.   Link Signal Definitions

Item	Description
BCLK	24.0MHz bit clock sourced from the HDA controller and connecting to all codecs
SYNC	48kHz signal used to synchronize input and output streams on the link. It is sourced from the HDA controller and connects to all codecs
SDO	Serial data output signal driven by the HDA controller to all codecs. Commands and data streams are carried on SDO. The data rate is double pumped; the controller drives data onto the SDO, the codec samples data present on SDO with respect to each edge of BCLK. The HDA controller must support at least one SDO. To extend outbound bandwidth, multiple SDOs may be supported
SDI	Serial data input signal driven by the codec. This is point-to-point serial data from the codec to the HDA controller. The controller must support at least one SDI, and up to a maximum of 15 SDI's can be supported. SDI is driven by the codec at each rising edge of BCLK, and sampled by the controller at each rising edge of BCLK. SDI can be driven by the controller to initialize the codec's ID
RST#	Active low reset signal. Asserted to reset the codec to default power on state. RST# is sourced from the HDA controller and connects to all codecs

Table 6.   HDA Signal Definitions

Signal Name	Source	Type for Controller	Description
BCLK	Controller	Output	Global 24.0MHz Bit Clock
SYNC	Controller	Output	Global 48kHz Frame Sync and Outbound Tag Signal
SDO	Controller	Output	Serial Data Output from the Controller
SDI	Codec/Controller	Input/Output	Serial Data Input from Codec. Weakly pulled down by the controller
RST#	Controller	Output	Global Active Low Reset Signal

Figure 8.   Bit Timing

7.1.2. Signaling Topology

The HDA controller supports two SDOs for the outbound stream, up to 15 SDIs for the inbound stream. RST#, BCLK, SYNC, SDO0, and SDO1 are driven by controller to codecs. Each codec drives its own point-to-point SDI signal(s) to the controller.

Figure 9 shows the possible connections between the HDA controller and codecs:

- Codec 0 is a basic connection. There is one single SDO and one single SDI for normal transmission
- Codec 1 has two SDOs for doubled outbound rate, a single SDI for normal inbound rate
- Codec 3 supports a single SDO for normal outbound rate, and two SDIs for doubled inbound rate
- Codec N has two SDOs and multiple SDIs

The multiple SDOs and multiple SDIs are used to expand the transmission rate between controller and codecs. Section 7.2 Frame Composition, page 18 describes the detailed outbound and inbound stream compositions for single and multiple SDOs/SDIs.

The connections shown in Figure 9 can be implemented concurrently in an HDA system. The ALC1220-VB is designed to receive a single SDO stream.

Figure 9.   Signaling Topology

7.2. Frame Composition

7.2.1. Outbound Frame – Single SDO

An outbound frame is composed of one 32-bit command stream and multiple data streams. There are one or multiple sample blocks in a data stream. Only one sample block exists in a stream if the HDA controller delivers a 48kHz rate of samples to the codec. Multiple sample blocks in a stream means the sample rate is a multiple of 48kHz. This means there should be two blocks in the same stream to carry 96kHz samples (Figure 10).

For outbound frames, the stream tag is not in SDO, but in the SYNC signal. A new data stream is started at the end of the stream tag. The stream tag includes a 4-bit preamble and 4-bit stream ID (Figure 11).

To keep the cadence of converters bound to the same stream, samples for these converters must be placed in the same block.

Figure 10. SDO Outbound Frame

Figure 11. SDO Stream Tag is Indicated in SYNC

7.2.2. Outbound Frame – Multiple SDOs

The HDA controller allows two SDO signals to be used to stripe outbound data, completing transmission in less time to get more bandwidth. If software determines the target codec supports multiple SDO capability, it enables the 'Stripe Control' bit in the controller's Output Stream Control Register to initiate a specific stream (Stream 'A' in Figure 12) to be transmitted on multiple SDOs. In this case, the MSB of the data stream is always carried on SDO0, the second bit on SDO1 and so forth.

SDO1 is for transmitting a striped stream. The codec does not support multiple SDOs connected to SDO0.

To guarantee all codecs can determine their corresponding stream, the command stream is not striped. It is always transmitted on SDO0, and copied on SDO1.

Figure 12.   Striped Stream on Multiple SDOs

7.2.3. Inbound Frame – Single SDI

An Inbound Frame – A single SDI is composed of one 36-bit response stream and multiple data streams. Except for the initialization sequence (turnaround and address frame), the SDI is driven by the codec at each rising edge of BCLK. The controller also samples data at the rising edge of BCLK.

The SDI stream tag is not carried by SYNC, but included in the SDI. A complete SDI data stream includes one 4-bit stream tag, one 6-bit data length, and n-bit sample blocks. Zeros will be padded if the total length of the contiguous sample blocks within a given stream is not of integral byte length (Figure 14).

Figure 13.   SDI Inbound Stream

Figure 14.   SDI Stream Tag and Data

7.2.4. Inbound Frame – Multiple SDIs

A codec can deliver data to the controller on multiple SDIs to achieve higher bandwidth. If an inbound stream exceeds the data transfer limits of a single SDI, the codec can divide the data into separate SDI signals, each of which operate independently, with different stream numbers at the same frame time. This is similar to having multiple codecs connected to the controller. The controller samples the divided stream into separate memory with multiple DMA descriptors, then software re-combines the divided data into a meaningful stream.

Figure 15.   Codec Transmits Data Over Multiple SDIs

7.2.5. Variable Sample Rates

The HDA link is designed for sample rates of 48kHz. Variable rates of sample are delivered in multiple or sub-multiple rates of 48kHz. Two sample blocks per frame result in a 96kHz delivery rate, one sample block over two frames results in a 24kHz delivery rate. The HDA specification states that the sample rate of the outbound stream be synchronized by the controller, not by the codec. Each stream has its own sample rate, independent of any other stream.

The HDA controller supports 48kHz and 44.1kHz base rates. Table 7, page 22, shows the recommended sample rates based on multiples or sub-multiples of one of the two base rates.

Rates in sub-multiples (1/n) of 48kHz are interleaving n frames containing no sample blocks. Rates in multiples (n) of 48kHz contain n sample blocks in a frame. Table 8, page 22, shows the delivery cadence of variable rates based on 48kHz.

The HDA link is defined to operate at a fixed 48kHz frame rate. To deliver samples in (sub) multiple rates of 44.1kHz, an appropriate ratio between 44.1kHz and 48kHz must be maintained to avoid frequency drift. The appropriate ratio between 44.1kHz and 48kHz is 147/160. Meaning 147 sample blocks are transmitted every 160 frames.

The cadence '12-11-11-12-11-11-12-11-11-12-11-11-11- (repeat)' interleaves 13 frames containing no sample blocks in every 160 frames. It provides a low long-term frequency drift for 44.1kHz delivery rate. Rates in sub-multiples (1/n) of 44.1kHz also follow this cadence AND interleave n empty frames. Rates in multiples (n) of 44.1kHz applying this cadence contain n sample blocks in the non-empty frame AND interleave an empty frame between non-empty frames (Table 9, page 23).

Table 7.   Defined Sample Rate and Transmission Rate

(Sub) Multiple	48kHz Base	44.1kHz Base
1/6	8kHz (1 Sample Block Every 6 Frames)	-
1/4	12kHz (1 Sample Block Every 4 Frames)	11.025kHz (1 Sample Block Every 4 Frames)
1/3	16kHz (1 Sample Block Every 3 Frames)	-
1/2	-	22.05kHz (1 Sample Block Every 2 Frames)
2/3	32kHz (2 Sample Blocks Every 3 Frames)	-
1	48kHz (1 Sample Block per Frame)	44.1kHz (1 Sample Block per Frame)
2	96kHz (2 Sample Blocks per Frame)	88.2kHz (2 Sample Blocks per Frame)
4	192kHz (4 Sample Blocks per Frame)	176.4kHz (4 Sample Blocks per Frame)

Table 8.   48kHz Variable Rate of Delivery Timing

Rate	Delivery Cadence	Description
8kHz	YNNNNN (Repeat)	One Sample Block is Transmitted in Every 6 Frames
12kHz	YNNN (Repeat)	One Sample Block is Transmitted in Every 4 Frames
16kHz	YNN (Repeat)	One Sample Block is Transmitted in Every 3 Frames
32kHz	Y^2NN (Repeat)	Two Sample Blocks are Transmitted in Every 3 Frames
48kHz	Y (Repeat)	One Sample Block is Transmitted in Every Frame
96kHz	Y^2 (Repeat)	Two Sample Blocks are Transmitted in Each Frame
192kHz	Y^4 (Repeat)	Four Sample Blocks Are Transmitted In Each Frame

N: No sample block in a frame.

Y: One sample block in a frame.

Y^x: X sample blocks in a frame.

Table 9.   44.1kHz Variable Rate of Delivery Timing

Rate	Delivery Cadence
11.025kHz	{12}{-}{11}{-}{11}{-}{12}{-}{11}{-}{11}{-}{12}{-}{11}{-}{11}{-}{12}{-}{11}{-}{11}{-}{11}{-} (Repeat)
22.05kHz	{12}{-}{11}{-}{11}{-}{12}{-}{11}{-}{11}{-}{12}{-}{11}{-}{11}{-}{12}{-}{11}{-}{11}{-}{11}{-} (Repeat)
44.1kHz	12-11-11-12-11-11-12-11-11-12-11-11-11- (Repeat)
88.2kHz	12^2-11^2-11^2-12^2-11^2-11^2-12^2-11^2-11^2-12^2-11^2-11^2-11^2- (Repeat)
176.4kHz	12^4-11^4-11^4-12^4-11^4-11^4-12^4-11^4-11^4-12^4-11^4-11^4-11^4- (Repeat)

11.025kHz: {12}=YNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNN

{11}=YNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNNYNNN

{ - }=NNNN

22.050kHz: {12}=YNYNYNYNYNYNYNYNYNYNYNYN

{11}=YNYNYNYNYNYNYNYNYNYNYN

{ - }=NN

44.1kHz	12- =Contiguous 12 frames containing 1 sample blocks each, followed by one frame with no sample block.
88.2kHz	12^2- =Contiguous 12 frames containing 2 sample blocks each, followed by one frame with no sample block.
176.4kHz	12^4- =Contiguous 12 frames containing 4 sample blocks each, followed by one frame with no sample block.

7.3. Reset and Initialization

There are two types of reset within an HDA link:

- Link Reset. Generated by assertion of the RST# signal, all codecs return to their power on state

- Codec Reset. Generated by software directing a command to reset a specific codec back to its default state

An initialization sequence is requested after any of the following three events:

- Link Reset

- Codec Reset

- Codec changes its power state (for example, hot docking a codec to an HDA system)

7.3.1. Link Reset

A link reset may be caused by 3 events:

1. The HDA controller asserts RST# for any reason (power up, or PCI reset)

2. Software initiates a link reset via the 'CRST' bit in the Global Control Register (GCR) of the HDA controller

3. Software initiates power management sequences. Figure 16, page 25, shows the 'Link Reset' timing including the 'Enter' sequence (❶~❺) and 'Exit' sequence (❻~❾)

Enter 'Link Reset':

❶ Software writes a 0 to the 'CRST' bit in the Global Control Register of the HDA controller to initiate a link reset

❷ When the controller completes the current frame, it does not signal the normal 8-bit frame SYNC at the end of the frame

❸ The controller drives SYNC and all SDOs to low. Codecs also drive SDIs to low

❹ The controller asserts the RST# signal to low, and enters the 'Link Reset' state

❺ All link signals driven by controller and codecs should be tri-state by internal pull low resistors

Exit from 'Link Reset':

❻ If BCLK is re-started for any reason (codec wake-up event, power management, etc.)

❼ Software is responsible for de-asserting RST# after a minimum of 100μs BCLK running time (the 100μsec provides time for the codec PLL to stabilize)

❽ Minimum of 4 BCLK after RST# is de-asserted, the controller starts to signal normal frame SYNC

❾ When the codec drives its SDI to request an initialization sequence (when the SDI is driven high at the last bit of frame SYNC, it means the codec requests an initialization sequence)

Figure 16.   Link Reset Timing

7.3.2.   Codec Reset

A 'Codec Reset' is initiated via the codec RESET command verb. It results in the target codec being reset to the default state. After the target codec completes its reset operation, an initialization sequence is requested.

7.3.3. Codec Initialization Sequence

❶ The codec drives SDI high at the last bit of SYNC to request a Codec Address (CAD) from the controller

❷ The codec will stop driving the SDI during this turnaround period

❸❹❺❻ The controller drives SDI to assign a CAD to the codec

❼ The controller releases the SDI after the CAD has been assigned

❽ Normal operation state

Figure 17.   Codec Initialization Sequence

Figure 18 shows the Codec Initialization timing for a link reset without RESET#.

Figure 18.   Codec Initialization Sequence Without Reset#

7.4. Verb and Response Format

7.4.1. Command Verb Format

There are two types of verbs: one with 4-bit identifiers (4-bit verbs) and 16-bits of data, the other with 12-bit identifiers (12-bit verbs) and 8-bits of data. Table 10 shows the 4-bit verb structure of a command stream sent from the controller to operate the codec. Table 11 is the 12-bit verb structure that gets and controls parameters in the codec.

Table 10.   40-Bit Commands in 4-Bit Verb Format

Bit [39:32]	Bit [31:28]	Bit [27:20]	Bit [19:16]	Bit [15:0]
Reserved	Codec Address	Node ID	Verb ID	Payload

Table 11.   40-Bit Commands in 12-Bit Verb Format

Bit [39:32]	Bit [31:28]	Bit [27:20]	Bit [19:8]	Bit [7:0]
Reserved	Codec Address	Node ID	Verb ID	Payload

Table 12.   Verbs Supported by the ALC1220-VB (Y=Supported)

Supported Verb	Get Verb	Set Verb	Root Node	Audio Function Group	Modem Function Group[*1]	HDMI Function Group[*1]	Vendor Defined Group[*1]	Audio Out Converter	Audio In Converter	Pin Widget	Sum Widget	Selector Widget	Power Widget[*1]	Volume Knob	Beep Generator	Vendor Defined Widget
Get Parameter	F00	-	Y	Y	-	-	-	Y	Y	Y	Y	Y	-	-	Y	Y
Connection Select	F01	701	-	-	-	-	-	-	Y	Y	-	Y	-	-	-	-
Get Connection List Entry	F02	-	-	-	-	-	-	-	Y	Y	Y	Y	-	-	-	-
Processing State	F03	703	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Coefficient Index	D-	5-	-	-	-	-	-	-	-	-	-	-	-	-	-	Y
Processing Coefficient	C-	4-	-	-	-	-	-	-	-	-	-	-	-	-	-	Y
Amplifier Gain/Mute	B-	3-	-	-	-	-	-	-	Y	Y	Y	-	-	-	-	-
Stream Format	A-	2-	-	-	-	-	-	Y	Y	-	-	-	-	-	-	-
Digital Converter 1	F0D	70D	-	-	-	-	-	Y	Y	-	-	-	-	-	-	-
Digital Converter 2	F0D	70E	-	-	-	-	-	Y	Y	-	-	-	-	-	-	-
Digital Converter 3	F3E	73E	-	-	-	-	-	Y	Y	-	-	-	-	-	-	-
Digital Converter 4	F3F	73F	-	-	-	-	-	Y	Y	-	-	-	-	-	-	-
Power State	F05	705	-	Y	-	-	-	-	-	-	-	-	-	-	-	-
Channel/Stream ID	F06	706	-	-	-	-	-	Y	Y	-	-	-	-	-	-	-
SDI Select	F04	704	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Pin Widget Control	F07	707	-	-	-	-	-	-	-	Y	-	-	-	-	-	-
Unsolicited Enable	F08	708	-	-	-	-	-	-	-	Y	-	-	-	-	-	-

Supported Verb	Get Verb	Set Verb	Root Node	Audio Function Group	Modem Function Group*1	HDMI Function Group*1	Vendor Defined Group*1	Audio Out Converter	Audio In Converter	Pin Widget	Sum Widget	Selector Widget	Power Widget*1	Volume Knob	Beep Generator	Vendor Defined Widget
Pin Sense	F09	709	-	-	-	-	-	-	-	Y	-	-	-	-	-	-
EAPD/BTL Enable	F0C	70C	-	-	-	-	-	-	-	Y	-	-	-	-	-	-
All GPIO Control	F15~F19	715~719	-	Y												
Beep Generator Control	F0A	70A	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Volume Knob Control	F0F	70F	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Subsystem ID, Byte 0	F20	720	-	Y	-	-	-	-	-	-	-	-	-	-	-	-
Subsystem ID, Byte 1	F20	721	-	Y	-	-	-	-	-	-	-	-	-	-	-	-
Subsystem ID, Byte 2	F20	722	-	Y	-	-	-	-	-	-	-	-	-	-	-	-
Subsystem ID, Byte 3	F20	723	-	Y	-	-	-	-	-	-	-	-	-	-	-	-
Config Default, Byte 0	F1C	71C	-	-	-	-	-	-	-	Y	-	-	-	-	-	-
Config Default, Byte 1	F1C	71D	-	-	-	-	-	-	-	Y	-	-	-	-	-	-
Config Default, Byte 2	F1C	71E	-	-	-	-	-	-	-	Y	-	-	-	-	-	-
Config Default, Byte 3	F1C	71F	-	-	-	-	-	-	-	Y	-	-	-	-	-	-
Get BCLK Frequency	F37	-	Y	-	-	-	-	-	-	-	-	-	-	-	-	-
Function RESET	-	7FF	-	Y	-	-	-	-	-	-	-	-	-	-	-	-

*1: The ALC1220-VB does not support Modem Function, HDMI Function, Vendor Defined Groups, and Power Widgets.

Table 13.   Parameters in the ALC1220-VB (Y=Supported)

Supported Parameter	Parameter ID	Root Node	Audio Function Group	Modem Function Group*1	HDMI Function Group*1	Vendor Define Group*1	Audio Out Converter	Audio In Converter	Pin Widget	Sum Widget	Selector Widget	Power Widget*1	Volume Knob	Beep Generator	Vendor Defined Widget
Vendor ID	00	Y	-	-	-	-	-	-	-	-	-	-	-	-	-
Revision ID	02	Y	-	-	-	-	-	-	-	-	-	-	-	-	-
Subordinate Node Count	04	Y	Y	-	-	-	-	-	-	-	-	-	-	-	-
Function Group Type	05	-	Y	-	-	-	-	-	-	-	-	-	-	-	-
Audio Function Group Capabilities	08	-	Y	-	-	-	-	-	-	-	-	-	-	-	-
Audio Widget Capabilities	09	-	-	-	-	-	Y	Y	Y	Y	Y	-	-	-	Y
Sample Size, Rate	0A	-	Y	-	-	-	Y	Y	-	-	-	-	-	-	-

Supported Parameter	Parameter ID	Root Node	Audio Function Group	Modem Function Group*1	HDMI Function Group*1	Vendor Define Group*1	Audio Out Converter	Audio In Converter	Pin Widget	Sum Widget	Selector Widget	Power Widget*1	Volume Knob	Beep Generator	Vendor Defined Widget
Stream Formats	0B	-	Y	-	-	-	Y	Y	-	-	-	-	-	-	-
Pin Capabilities	0C	-	-	-	-	-	-	-	Y	-	-	-	-	-	-
Input Amp Capabilities	0D	-	-	-	-	-	-	Y	-	Y	Y	-	-	-	-
Output Amp Capabilities	12	-	-	-	-	-	-	-	Y	Y	-	-	-	-	-
Connection List Length	0E	-	-	-	-	-	-	Y	Y	Y	Y	-	-	-	-
Supported Power States	0F	-	Y	-	-	-	Y	Y	Y	Y	Y	-	-	-	Y
Processing Capabilities	10	-	-	-	-	-	-	-	-	-	-	-	-	-	Y
GPIO Count	11	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Volume Knob Capabilities	13	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Switchable BCLK Frequency	16	Y	-	-	-	-	-	-	-	-	-	-	-	-	-
Interface Type	17	Y	-	-	-	-	-	-	-	-	-	-	-	-	-

*1: The ALC1220-VB does not support Modem Function, HDMI Function, Vendor Defined Groups, and Power Widgets.

7.4.2. Response Format

There are two types of response from the codec to the controller. Solicited Responses are returned by the codec in response to a current command verb. The codec will send Solicited Response data in the next frame, without regard to the Set (Write) or Get (Read) command. The 32-bit Response is interpreted by software, opaque to the controller.

Unsolicited Responses are sent by the codec independently of software requests. Jack Detection or GPI status information can be actively delivered to the controller and interpreted by software. The 'Tag' in Bit[31:28] is used to identify unsolicited events. This tag is undefined in the HDA specifications.

Table 14. Solicited Response Format

Bit [35]	Bit [34]	Bit [33:32]	Bit [31:0]
Valid	Unsol=0	Reserved	Response

Table 15. Unsolicited Response Format

Bit [35]	Bit [34]	Bit [33:32]	Bit [31:28]	Bit [27:0]
Valid	Unsol=1	Reserved	Tag	Response

Note: The response stream in the link protocol is 36-bit wide. The response is placed in the lower 32-bit field. Bit 35 is a 'Valid' bit to indicate the response is 'Ready'. Bit 34 is set to indicate that an unsolicited response was sent.

7.5. Power Management

All power management state changes in widgets are driven by software. Table 16 shows the System Power State Definitions. To simplify power management in the ALC1220-VB, only the Audio Function (NID=01h) supports power control. Output converters (DACs) and input converters (ADCs) have no individual power control. Software can configure whole codec power states through the audio function (NID=01h). Software may have various power states depending on system configuration.

Table 17 indicates those nodes that support power management.

7.5.1. System Power State Definitions

Table 16. System Power State Definitions

Power States	Definitions
D0	All Power On. Individual DACs and ADCs can be powered up or down as required.
D1	All Converters (DACs and ADCs) are Powered Down. State maintained, analog reference stays up.
D2	Power is Still Supplied. All amplifiers and converters (DACs and ADCs) are powered down. Codec stops PLL. State maintained. Jack-detection and GPI are powered down.
D3 (Hot)	Power is Still Supplied. All amplifiers and converters (DACs and ADCs) are powered down. Codec stops PLL. State maintained. Jack-detection/GPI work.
D3 (Cold)	Power is Still Supplied. All amplifiers and converters (DACs and ADCs) are powered down. Codec stops PLL. State maintained. Jack-detection/GPI work when internal OSC powers up.

7.5.2. Power Controls in NID 01h

Table 17. Power Controls in NID 01h

Item	Description	D0	D1	D2	D3	Link Reset
Audio Function (NID=01h)	HD LINK State	Normal	Normal	Normal	Normal	PD
	Front DAC (NID-02h)	Normal	Normal	PD	PD	PD
	Surr DAC (NID-03h)	Normal	PD	PD	PD	PD
	Cen/Lfe DAC (NID-04h)	Normal	PD	PD	PD	PD
	Side DAC (NID-05h)	Normal	PD	PD	PD	PD
	Fout DAC (NID-25h)	Normal	PD	PD	PD	PD
	LINE ADC (NID-08h)	Normal	PD	PD	PD	PD
	MIX ADC (NID-09h)	Normal	PD	PD	PD	PD
	All Headphone Drivers	Normal	Normal	PD	PD	PD
	All Mixers	Normal	Normal	PD	PD	PD
	All Reference	Normal	Normal	PD	Normal	Normal
	Jack Detection with Unsolicited Response	Normal	Normal	PD	Normal	Normal[2]

Note 1: PD=Powered Down.

Note 2: Jack detection with unsolicited response is issued when a Link Reset occurs in D3 state.

7.5.3. Powered Down Conditions

Table 18. Powered Down Conditions

Condition	Description
LINK Response Powered Down	Internal Clock is Stopped. SPDIF-OUT are floated with internally pulled low 47K resistors. Detection of 'Link Reset Entry' and 'Link Reset Exit' sequences is supported. All states are maintained if DVDD is supplied.
FRONT DAC Powered Down	Analog Block and Digital Filter are Powered Down.
SURR DAC Powered Down	Analog Block and Digital Filter are Powered Down.
CEN/LFE DAC Powered Down	Analog Block and Digital Filter are Powered Down.
SIDESURR DAC Powered Down	Analog Block and Digital Filter are Powered Down.
FOUT DAC Powered Down	Analog Block and Digital Filter are Powered Down.
LINE ADC Powered Down	Analog Block and Digital Filter are Powered Down. Data on SDATA-IN is quiet.
MIX ADC Powered Down	Analog Block and Digital Filter are Powered Down. Data on SDATA-IN is quiet.
Headphone Driver Powered Down	All Headphone Drivers are Powered Down.
Mixers Powered Down	All Internal Mixer Widgets are Powered Down. The DC reference and VREFOUTx at individual pin complexes are still alive.
Reference Power Down	All Internal References, DC Reference, and VREFOUTx at Individual Pin Complexes are Off.

7.6. *Supported Format When Audio Interface is in I2S/I2C Mode*

7.6.1. I2C Interface for SoC; VERB by I2C Translation

In SoC mode the codec can ONLY be accessed via I2C, therefore the HD-A verb needs to be translated via the I2C protocol. Whether for a Read or Write HD-A command, the 32 bits (8*4) command code (composed of a 32-bit HD-A verb) must be issued by the I2C master.

The codec will decode the verb. If a write verb (e.g., HD-A verb: 2h) is decoded, the target NID will be set to the target setting. If a Read verb (e.g., HD-A verb: Ah) is decoded, the codec will issue a 32-bit (8*4) response via the normal I2C protocol. For protocol details see Figure 19 below. The ALC1220-VB I2C slave ID is 38h.

I2C Protocol:
□:Master-to-Slave
□:Slave-to-Master

I2C Write

4bit VID

1	7'h24	1	1	8	1	8	1	8	1	8	1	1
S	Device Address	Wr	A	Reserved NID[7:4]	A	NID[3:0] VID	A	WR_DATA[15:8]	A	WR_DATA[7:0]	A	P

12bit VID

1	7'h24	1	1	8	1	8	1	8	1	8	1	1
S	Device Address	Wr	A	Reserved NID[7:4]	A	NID[3:0] VID[11:8]	A	VID[7:0]	A	WR_DATA[7:0]	A	P

I2C Read

4bit VID

1	7'h24	1	1	4	4	1	8	1	8	1	8	7'h24	1	8	1	8	8	1	8	1	1
S	Device Address	Wr	A	Reserved	NID[7:4]	A	NID[3:0] VID	A	Payload[15:8]	A	Payload[7:0]	A	S	Device Address	Rd	RD_DATA[31:24]	A	RD_DATA[23:16]	A	RD_DATA[15:8]	A	RD_DATA[7:0]	NA	P

12bit VID

1	7'h24	1	1	4	4	1	8	1	8	1	8	7'h24	1	8	1	8	8	1	8	1	1
S	Device Address	Wr	A	Reserved	NID[7:4]	A	NID[3:0] VID[11:8]	A	VID[7:0]	A	Payload[7:0]	A	S	Device Address	Rd	RD_DATA[31:24]	A	RD_DATA[23:16]	A	RD_DATA[15:8]	A	RD_DATA7:0]	NA	P

Figure 19.   I2C Format

7.6.2. Front I2S Interface for SoC

In SoC mode, the controller communicates with the codec via the I2C I/F, and delivers audio data via the Audio Link I2S I/F.

When strapped in SoC mode, the I2C I/F will automatically be in slave mode, and the Front I2S of the codec pin shared with the related HD-A pin operates as master (default; slave mode can be programmable) but requires a clock source that is MCLK. A 19.2/24MHz duty 50% clock is acceptable (set via the BIOS). The front I2S must synchronize with the MCLK.

The format of the front I2S I/F is different from the Post I2S I/F (pins 8~12). Each channel has 25 bits depth, the first bit is a dummy bit, followed by MSB data and so on, therefore I2S BCLK is 25*2*FS. LRCK (FS) is decided by the DAC 02h sample rate. As there is ONLY one I2S I/F, the AD/DA path must operate in the same format.

*Note: The front I2S BCLK can be optionally set to 32*2*FS (popular format) for future advanced SoC applications.*

TDM (Time Division Multiplex) is supported in the front I2S I/F for multi-device connection to the I2S bus of the controller.

Table 19.   Intel Protocol (25*N*Fs)

MCLK In	PLL Status	Sample Rate =48k	Sample Rate =44.1k	Sample Rate =96k	Sample Rate =176.4k	Sample Rate =192k
19.2M	Disabled	Not supported	Not supported	Not supported	Not supported	Not supported
	Enabled	2ch/4ch/8ch	2ch/4ch/8ch	2ch/4ch	2ch	2ch
24M	Disabled	Not supported	Not supported	Not supported	Not supported	Not supported
	Enabled	2ch/4ch/8ch	2ch/4ch/8ch	2ch/4ch	2ch	2ch

Intel I^{2}S (2ch) format

Figure 20.   Intel 2-Channel I2S Format

Intel I^{2}S TDM format

Figure 21.   Intel Multi-Channel I2S Format

*. In these duration pad I^{2}S_Out of CODEC will be hi-Z for other CODEC transmit data

**. For I^{2}S_In, L0/R0 will be receive by DAC 02h, L1/R1 will be receive by DAC 03h

Table 20.   Normal Protocol (32*N*Fs)

MCLK In	PLL Status	Sample Rate =48k	Sample Rate =44.1k	Sample Rate =96k	Sample Rate =96k	Sample Rate =192k
19.2M	Disabled	Not supported	Not supported	Not supported	Not supported	Not supported
	Enabled	2ch/4ch/8ch	2ch/4ch/8ch	2ch/4ch	2ch	2ch
24M	Disabled	Not supported	Not supported	Not supported	Not supported	Not supported
	Enabled	2ch/4ch/8ch	2ch/4ch/8ch	2ch/4ch	2ch	2ch

Normal I^{2}S TDM format

Figure 22.   Normal Multi-Channel I2S Format

Left justfied I^{2}S TDM format

Figure 23.   Left Justified Multi-Channel I2S Format

PCM-A/B TDM format

Figure 24.   PCM-A Multi-Channel I2S Format

*. In these duration pad I²S_Out of CODEC will be hi-Z for other CODEC transmit data

**. For I²S_In, L0/R0 will be receive by DAC 02h, L1/R1 will be receive by DAC 03h

8. Supported Verbs and Parameters

This section describes the Verbs and Parameters supported by various widgets in the ALC1220-VB. If a verb is not supported by the addressed widget, it will respond with 32 bits of '0'.

8.1. Verb – Get Parameters (Verb ID=F00h)

The 'Get Parameters' verb is used to get system information and the function capabilities of the HDA codec. All the parameters are read-only. There are a total of 15 ID parameters defined for each widget. Some parameters are supported only in a specific widget. Refer to section 7.4.1 Command Verb Format, page 27, for detailed information about supported parameters..

Table 21. Verb – Get Parameters (Verb ID=F00h)

Get Parameter Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=00h	Verb ID=F00h	Parameter ID[7:0]

Codec Response Format

Response [31:0]
32-bit Response

Note: If the parameter ID is not supported, the returned response is 32 bits of '0'.

8.1.1. Parameter – Vendor ID (Verb ID=F00h, Parameter ID=00h)

Table 22. Parameter – Vendor ID (Verb ID=F00h, Parameter ID=00h)

Codec Response Format

Bit	Description
31:16	Vendor ID=10ECh (Realtek's PCI Vendor ID).
15:0	Device ID=1220h.

Note: The Root Node (NID=00h) supports this parameter.

8.1.2. Parameter – Revision ID (Verb ID=F00h, Parameter ID=02h)

Table 23. Parameter – Revision ID (Verb ID=F00h, Parameter ID=02h)

Codec Response Format

Bit	Description
31:24	Reserved. Read as 0's.
23:20	MajRev. The major version number (in decimal) of the HDA Spec to which the ALC1220-VB is fully compliant. Response=0x1.
19:16	MinRev. The minor version number (in decimal) of the HDA Spec to which the ALC1220-VB is fully compliant. Response=0x0.
15:8	Revision ID. The vendor's revision number. 00h is for the first silicon version (A version), 01h is for the second version (B version), etc.
7:0	Stepping ID. The vendor's stepping number within the given Revision ID.

Note: The Root Node (NID=00h in the ALC1220-VB) supports this parameter.

8.1.3. Parameter – Subordinate Node Count (Verb ID=F00h, Parameter ID=04h)

For the root node, the Subordinate Node Count provides information about audio function group nodes associated with the root node.

For function group nodes, it provides the total number of widgets associated with this function node.

Table 24.   Parameter – Subordinate Node Count (Verb ID=F00h, Parameter ID=04h)

Codec Response Format

Bit	Description
31:24	Reserved. Read as 0's.
23:16	Starting Node Number. The starting node number in the sequential widgets.
15:8	Reserved. Read as 0's.
7:0	Total Number of Nodes. For a root node, the total number of function groups in the root node. For a function group, the total number of widget nodes in the function group.

	Description	Reserved	Starting Node	Reserved	Total Fun/Widgets
	Bits →	Bit [31:24]	Bit [23:16]	Bit [15:8]	Bit [7:0]
Root Node	NID=00h	-	01h	-	01h
Audio Function	NID=01h	-	02h	-	25h
Others	Not Supported (Returns 00000000h)				

8.1.4. Parameter – Function Group Type (Verb ID=F00h, Parameter ID=05h)

Table 25.   Parameter – Function Group Type (Verb ID=F00h, Parameter ID=05h)

Codec Response Format

Bit	Description
31:9	Reserved. Read as 0's.
8	UnSol Capable. Read as 1. 0: Unsolicited response is not supported by this function group 1: Unsolicited response is supported by this function group
7:0	Function Group Type. Read as 01h. 00h: Reserved 01h: Audio Function 02h: Modem Function 03h~7Fh: Reserved 80h~FFh: Vendor Defined Function

Note: The Audio Function Group (NID=01h) supports this parameter.

8.1.5. Parameter – Audio Function Capabilities (Verb ID=F00h, Parameter ID=08h)

Table 26. Parameter – Audio Function Capabilities (Verb ID=F00h, Parameter ID=08h)

Codec Response Format

Bit	Description
31:17	Reserved. Read as 0's.
16	Beep Generator, Read as 1. A '1' indicates the presence of an integrated Beep generator within the Audio Function Group.
15:12	Reserved. Read as 0's.
11:8	Input Delay. Read as 0xF.
7:4	Reserved. Read as 0's.
3:0	Output Delay. Read as 0xF.

Note: The Audio Function Group (NID=01h) supports this parameter.

8.1.6. Parameter – Audio Widget Capabilities (Verb ID=F00h, Parameter ID=09h)

Table 27. Parameter – Audio Widget Capabilities (Verb ID=F00h, Parameter ID=09h)

Codec Response Format

Bit	Description
31:24	Reserved. Read as 0's.
23:20	Widget Type. 0h: Audio Output 1h: Audio Input 2h: Mixer 3h: Selector 4h: Pin Complex 5h: Power Widget 6h: Volume Knob Widget 7h~Eh: Reserved Fh: Vendor defined audio widget
19:16	Delay. Samples delayed between the HDA link and widgets.
15:11	Reserved. Read as 0's.
10	Power Control. 0: Power state control is not supported on this widget 1: Power state is supported on this widget
9	Digital. 0: An analog input or output converter 1: A widget translating digital data between the HDA link and digital I/O (SPDIF, I^2S, etc.)
8	ConnList. Connection List. 0: Connected to HDA link. No Connection List Entry should be queried 1: Connection List Entry must be queried
7	UnsolCap. Unsolicited Capable. 0: Unsolicited response is not supported 1: Unsolicited response is supported
6	ProcWidget. Processing Widget. 0: No processing control 1: Processing control is supported
5	Reserved. Read as 0.
4	Format Override.
3	AmpParOvr, AMP Param Override.
2	OutAmpPre. Out AMP Present.
1	InAmpPre. In AMP Present.
0	Stereo. 0: Mono Widget 1: Stereo Widget

8.1.7. Parameter – Supported PCM Size, Rates (Verb ID=F00h, Parameter ID=0Ah)

Parameters here provide default information about formats. Individual converters have their own parameters to provide supported formats if their 'Format Override' bit is set.

Table 28.   Parameter – Supported PCM Size, Rates (Verb ID=F00h, Parameter ID=0Ah)

Codec Response Format

Bit	Description
31:21	Reserved. Read as 0's.
20	B32. 32-bit audio format support.
	0: Not supported 1: Supported
19	B24. 24-bit audio format support.
	0: Not supported 1: Supported
18	B20. 20-bit audio format support.
	0: Not supported 1: Supported
17	B16. 16-bit audio format support.
	0: Not supported 1: Supported
16	B8. 24-bit audio format support.
	0: Not supported 1: Supported
15:12	Reserved. Read as 0's.
11	R12. 384kHz (=8×48kHz) rate support.
	0: Not supported 1: Supported
10	R11. 192kHz (=4×48kHz) rate support.
	0: Not supported 1: Supported
9	R10. 176.4kHz (=4×44.1kHz) rate support.
	0: Not supported 1: Supported
8	R9. 96kHz (=2×48kHz) rate support.
	0: Not supported 1: Supported
7	R8. 88.2kHz (=2×44.1kHz) rate support.
	0: Not supported 1: Supported
6	R7. 48kHz rate support.
	0: Not supported 1: Supported
5	R6. 44.1kHz rate support.
	0: Not supported 1: Supported
4	R5. 32kHz (=2/3×48kHz) rate support.
	0: Not supported 1: Supported
3	R4. 22.05kHz (=1/2×44.1kHz) rate support.
	0: Not supported 1: Supported
2	R3. 16kHz (=1/3×48kHz) rate support.
	0: Not supported 1: Supported
1	R2. 11.025kHz (=1/4×44.1kHz) rate support.
	0: Not supported 1: Supported
0	R1. 8kHz (=1/6×48kHz) rate support.
	0: Not supported 1: Supported

8.1.8. Parameter – Supported Stream Formats (Verb ID=F00h, Parameter ID=0Bh)

Parameters in this node only provide default information for audio function groups. Individual converters have their own parameters to provide supported formats if the 'Format Override' bit is set.

Table 29.   Parameter – Supported Stream Formats (Verb ID=F00h, Parameter ID=0Bh)

Codec Response Format

Bit	Description
31:3	Reserved. Read as 0's.
2	AC3. 0: Not supported 1: Supported
1	Float32. 0: Not supported 1: Supported
0	PCM. 0: Not supported 1: Supported

Note: Input converters and output converters support this parameter.

8.1.9. Parameter – Pin Capabilities (Verb ID=F00h, Parameter ID=0Ch)

The Pin Capabilities parameter returns a bit field describing the capabilities of the Pin Complex widget.

Table 30.   Parameter – Pin Capabilities (Verb ID=F00h, Parameter ID=0Ch)

Codec Response Format

Bit	Description						
31:16	Reserved. Read as 0's						
15:8	VREF Control Capability. '1' in corresponding bit field indicates signal levels of associated Vrefout are specified as a percentage of LDO-OUT1.						
	7:6	**5**	**4**	**3**	**2**	**1**	**0**
	Reserved	100%	80%	Reserved	Ground	50%	Hi-Z
7	L-R Swap. Indicates the capability of swapping the left and right.						
6	Balanced I/O Pin. '1' indicates this pin complex has balanced pins.						
5	Input Capable. '1' indicates this pin complex supports input.						
4	Output Capable. '1' indicates this pin complex supports output.						
3	Headphone Drive Capable. '1' indicates this pin complex has an amplifier to drive a headphone.						
2	Presence Detect Capable. '1' indicates this pin complex can detect whether there is anything plugged in.						
1	Trigger Required. '1' indicates whether a software trigger is required for an impedance measurement.						
0	Impedance Sense Capable. '1' indicates this pin complex can perform analog sense on the attached device to determine its type.						

Note: Only Pin Complex widgets support this parameter.

8.1.10. Parameter – Amplifier Capabilities (Verb ID=F00h, Input Amplifier Parameter ID=0Dh)

Parameters in this node provide audio function group default information. Individual converters have their own parameters to provide amplifier capabilities if the 'AMP Param Override' bit is set.

Table 31.　Parameter – Amplifier Capabilities (Verb ID=F00h, Input Amplifier Parameter ID=0Dh)

Codec Response Format

Bit	Description
31	(Input) Mute Capable.
30:23	Reserved. Read as 0.
22:16	Step Size. Indicates the size of each step in the gain range. Each step may be 0~32dB, specified in 0.25dB steps. '0' indicates a step of 0.25dB. '127' indicates a step of 32dB.
15	Reserved. Read as 0.
14:8	Number of Steps. Indicates the number of steps in the gain range. '0' means the gain is fixed.
7	Reserved. Read as 0.
6:0	Offset. Indicates which step is 0dB.

8.1.11. Parameter – Amplifier Capabilities (Verb ID=F00h, Output Amplifier Parameter ID=12h)

Parameters in this node provide audio function group default information. Individual converters have their own parameters to provide amplifier capabilities if the 'AMP Param Override' bit is set.

Table 32.　Parameter – Amplifier Capabilities (Verb ID=F00h, Output Amplifier Parameter ID=12h)

Codec Response Format

Bit	Description
31	(Output) Mute Capable.
30:23	Reserved. Read as 0.
22:16	Step Size. Indicates the size of each step in the gain range. Each step may be 0~32dB, specified in 0.25dB steps. '0' indicates a step of 0.25dB. '127' indicates a step of 32dB.
15	Reserved. Read as 0.
14:8	Number of Steps. Indicates the number of steps in the gain range. '0' means the gain is fixed.
7	Reserved. Read as 0.
6:0	Offset. Indicates which step is 0dB.

8.1.12. Parameter – Connect List Length (Verb ID=F00h, Parameter ID=0Eh)

Parameters in this node provide audio function widget connection information.

Table 33. Parameter – Connect List Length (Verb ID=F00h, Parameter ID=0Eh)

Codec Response Format

Bit	Description
31:8	Reserved. Read as 0.
7	Short Form. 0: Short form 1: Long form
6:0	Connect List Length. Indicates the number of inputs connected to a widget. If the Connect List Length is 1, there is only one input, and there is no Connection Select Control (not a MUX widget).

8.1.13. Parameter – Supported Power States (Verb ID=F00h, Parameter ID=0Fh)

Table 34. Parameter – Supported Power States (Verb ID=F00h, Parameter ID=0Fh)

Codec Response Format

Bit	Description
31	Extended Power States Supported (EPSS). 1: Extended power states (EPSS) is supported
30	CLKSTOP. 1: D3 mode operates even there is no BITCLK presents on the link
29:4	Reserved. Read as 0's.
3	D3Sup. 1: Power state D3 is supported
2	D2Sup. 1: Power state D2 is supported
1	D1Sup. 1: Power state D1 is supported
0	D0Sup. 1: Power state D0 is supported

8.1.14. Parameter – Processing Capabilities (Verb ID=F00h, Parameter ID=10h)

Table 35.   Parameter – Processing Capabilities (Verb ID=F00h, Parameter ID=10h)

Codec Response Format

Bit	Description
31:16	Reserved. Read as 0's.
15:8	NumCoeff. Number of Coefficient.
7:1	Reserved. Read as 0's.
0	Benign. 0: Processing unit is not linear and time invariant 1: Processing unit is linear and time invariant

8.1.15. Parameter – GPIO Capabilities (Verb ID=F00h, Parameter ID=11h)

Table 36.   Parameter – GPIO Capabilities (Verb ID=F00h, Parameter ID=11h)

Codec Response Format

Bit	Description
31	GPIWake=0. The ALC1220-VB does not support GPIO wake up function.
30	GPIUnsol=1. The ALC1220-VB supports GPIO unsolicited response.
29:24	Reserved. Read as 0's.
23:16	NumGPIs=00h. No GPI pin is supported.
15:8	NumGPOs=00h. No GPO pin is supported.
7:0	NumGPIOs=08h. Eight GPIO pins are supported.

8.1.16. Parameter – Volume Knob Capabilities (Verb ID=F00h, Parameter ID=13h)

Table 37.   Parameter – Volume Knob Capabilities (Verb ID=F00h, Parameter ID=13h)

Codec Response Format for NID=21h (Volume Control Knob)

Bit	Description
31:8	Reserved. Read as 0s.
7	Delta. Read as 0. 0: Software will not modify the volume in Volume Control Knob 1: Software can write a base volume to the Volume Control Knob
6:0	NumSteps. The total number of steps in the range of the Volume Control Knob (NID=21h)

Note: The ALC1220-VB does not support the Volume Knob Capabilities parameter.

8.1.17. Parameter – Statically Switchable BCLK Clock Frequency Capabilities (Verb ID=F00h, Parameter ID=16h)

Table 38. Parameter – Statically Switchable BCLK Clock Frequency Capabilities (Verb ID=F00h, Parameter ID=16h)

Codec Response Format

Bit	Description
31:3	Reserved. Read as 0's.
2	S24
1	S12
0	S6

Note 1: 24 MHz Supported (S24): Indicates 24MHz BCLK capability.

12 MHz Supported (S12): Indicates 12MHz BCLK capability.

6 MHz Supported (S6): Indicates 6MHz BCLK capability.

Note 2: If the codec returns a value of all 0s, it implies that it does not support static frequency switching.

8.1.18. Parameter – Interface Type Capabilities (Verb ID=F00h, Parameter ID=17h)

Table 39. Parameter – Interface Type Capabilities (Verb ID=F00h, Parameter ID=17h)

Codec Response Format

Bit	Description
31:1	Reserved. Read as 0's.
0	1: Codec without RESETB pin 0: Codec with RESETB pin

8.2. *Verb – Get Connection Select Control (Verb ID=F01h)*

Table 40. Verb – Get Connection Select Control (Verb ID=F01h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F01h	0's

Codec Response Format

Response [31:0]
Bit[7:0] are Connection Index

Codec Response for Analog Port-B/C/E/F (NID=18h~1Bh)

Bit	Description
31:8	0's.
7:0	Connection Index Current Settings (Default Value is 00h). 00h: Sum Widget NID=0Ch 01h: Sum Widget NID=0Dh 02h: Sum Widget NID=0Eh 03h: Sum Widget NID=0Fh 04h: Sum Widget NID=26h Other: Reserved

Codec Response for other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.3. *Verb – Set Connection Select (Verb ID=701h)*

Table 41.   Verb – Set Connection Select (Verb ID=701h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=701h	Select Index [7:0]

Codec Response Format

Response [31:0]
0's for All Nodes

8.4. *Verb – Get Connection List Entry (Verb ID=F02h)*

Table 42.   Verb – Get Connection List Entry (Verb ID=F02h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F02h	Offset Index - N[7:0]

Codec Response Format

Response [31:0]
32-bit Response

Codec Response for NID=08h (MIC ADC)

Bit	Description
31:8	Connection List Entry (N+3), (N+2), and (N+1). Returns 000000h.
7:0	Connection List Entry (N). Returns 23h (Sum Widget) for N=0~3. Returns 00h for N>3.

Codec Response for NID=09h (LINE ADC)

Bit	Description
15:8	Connection List Entry (N+3), (N+2), and (N+1). Returns 000000h.
7:0	Connection List Entry (N). Returns 22h (Sum Widget) for N=0~3. Returns 00h for N>3.

Codec Response for NID=11h (MIX ADC)

Bit	Description
15:8	Connection List Entry (N+3), (N+2), and (N+1). Returns 000000h.
7:0	Connection List Entry (N). Returns 0Bh (Sum Widget) for N=0~3. Returns 00h for N>3.

Codec Response for NID=0Bh (Mixer)

Bit	Description
31:24	Connection List Entry (N+3). Returns 1Bh (Pin Complex – LINE2) for N=0~3. Returns 17h (Pin Complex – SIDESURR) for N=4~7. Returns 00h for N>7.
23:16	Connection List Entry (N+2). Returns 1Ah (Pin Complex – LINE1) for N=0~3. Returns 16h (Pin Complex – CEN/LFE) for N=4~7. Returns 00h for N>7.
15:8	Connection List Entry (N+1). Returns 19h (Pin Complex – MIC2) for N=0~3. Returns 15h (Pin Complex – SURR) for N=4~7. Returns 00h for N>7.
7:0	Connection List Entry (N). Returns 18h (Pin Complex – MIC1) for N=0~3. Returns 1Dh (Pin Complex – PCBEEP) for N=4~7. Returns 00h for N>7.

Codec Response for NID=0Ch (Front Sum)

Bit	Description
31:24	Connection List Entry (N). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 0Bh (Mixer) for N=0~3. Returns 00h for N>3.
7:0	Connection List Entry (N). Returns 02h (Front DAC) for N=0~3. Returns 00h for N>3.

Codec Response for NID=0Dh (Surround Sum)

Bit	Description
31:24	Connection List Entry (N). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 0Bh (Mixer) for N=0~3. Returns 00h for N>3.
7:0	Connection List Entry (N). Returns 03h (Surround DAC) for N=0~3. Returns 00h for N>3.

Codec Response for NID=0Eh (Cen/LFE Sum)

Bit	Description
31:24	Connection List Entry (N). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 0Bh (Mixer) for N=0~3. Returns 00h for N>3.
7:0	Connection List Entry (N). Returns 04h (Cen/LFE DAC) for N=0~3. Returns 00h for N>3.

Codec Response for NID=0Fh (Side-Surr Sum)

Bit	Description
31:24	Connection List Entry (N). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 0Bh (Mixer) for N=0~3. Returns 00h for N>3.
7:0	Connection List Entry (N). Returns 05h (Front DAC) for N=0~3. Returns 00h for N>3.

Codec Response for NID=26h (Fout Sum)

Bit	Description
31:24	Connection List Entry (N). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 0Bh (Mixer) for N=0~3. Returns 00h for N>3.
7:0	Connection List Entry (N). Returns 25h (Fout DAC) for N=0~3. Returns 00h for N>3.

Codec Response for NID=14h (Port-D)

Bit	Description
31:24	Connection List Entry (N+3). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 00h.
7:0	Connection List Entry (N). Returns 0Ch (Sum Widget NID=0Ch) for N=0~3. Returns 00h for N>3.

Codec Response for NID=15h (Port-A)

Bit	Description
31:24	Connection List Entry (N+3). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 00h.
7:0	Connection List Entry (N). Returns 0Dh (Sum Widget NID=0Dh) for N=0~3. Returns 00h for N>3.

Codec Response for NID=16h (Port-G)

Bit	Description
31:24	Connection List Entry (N+3). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 00h.
7:0	Connection List Entry (N). Returns 0Eh (Sum Widget NID=0Eh) for N=0~3. Returns 00h for N>3.

Codec Response for NID=17h (Port-H)

Bit	Description
31:24	Connection List Entry (N+3). Returns 00h.
23:16	Connection List Entry (N+2). Returns 00h.
15:8	Connection List Entry (N+1). Returns 00h.
7:0	Connection List Entry (N). Returns 0Fh (Sum Widget NID=0Fh) for N=0~3. Returns 00h for N>3.

Codec Response for NID=18h~1Bh (Port-B/C/E/F)

Bit	Description
31:24	Connection List Entry (N+3). Returns 0Fh (Sum Widget NID=0Fh) for N=0~3. Returns 00h for n>3.
23:16	Connection List Entry (N+2). Returns 0Eh (Sum Widget NID=0Eh) for N=0~3. Returns 00h for N>3.
15:8	Connection List Entry (N+1). Returns 0Dh (Sum Widget NID=0Dh) for N=0~3. Returns 00h for N>3.
7:0	Connection List Entry (N). Returns 0Ch (Sum Widget NID=0Ch) for N=0~3. Returns 26h (Sum Widget NID=26h) for N=4~7. Returns 00h for N>7.

Codec Response for NID=1Eh (Pin Widget: SPDIF-OUT)

Bit	Description
31:16	Connection List Entry (N+3) and (N+2). Returns 0000h.
15:8	Connection List Entry (N+1). Returns 00h.
7:0	Connection List Entry (N). Returns 06h (SPDIF-OUT converter) for N=0~3. Returns 00h for N>3.

Codec Response for NID=22h (Sum Widget)

Bit	Description
31:24	Connection List Entry (N+3). Returns 1Bh (Pin Complex – LINE2) for N=0~3. Returns 17h (Pin Complex-SIDESURR) for N=4~7. Returns 00h for N>7.
23:16	Connection List Entry (N+2). Returns 1Ah (Pin Complex – LINE1) for N=0~3. Returns 16h (Pin Complex – CEN/LFE) for N=4~7. Returns 00h for N>7.
15:8	Connection List Entry (N+1). Returns 19h (Pin Complex – MIC2) for N=0~3. Returns 15h (Pin Complex – SURR) for N=4~7. Returns 0Bh (Sum Widget) for N=8~11. Returns 00h for N>11.
7:0	Connection List Entry (N). Returns 18h (Pin Complex – MIC1) for N=0~3. Returns 1Dh (Pin Complex – PCBEEP) for N=4~7. Returns 12h (DMIC) for N=8~11. Returns 00h for N>11.

Codec Response for NID=23h (Sum Widget)

Bit	Description
31:24	Connection List Entry (N+3). Returns 1Bh (Pin Complex – LINE2) for N=0~3. Returns 17h (Pin Complex-SIDESURR) for N=4~7. Returns 00h for N>7.
23:16	Connection List Entry (N+2). Returns 1Ah (Pin Complex – LINE1) for N=0~3. Returns 16h (Pin Complex – CEN/LFE) for N=4~7. Returns 00h for N>7.
15:8	Connection List Entry (N+1). Returns 19h (Pin Complex – MIC2) for N=0~3. Returns 15h (Pin Complex – SURR) for N=4~7. Returns 0Bh (Sum Widget) for N=8~11. Returns 00h for N>11.
7:0	Connection List Entry (N). Returns 18h (Pin Complex – MIC1) for N=0~3. Returns 1Dh (Pin Complex – FRONT) for N=4~7. Returns 12h (DMIC) for N=8~11. Returns 00h for N>11.

Codec Response for Other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.5. *Verb – Get Processing State (Verb ID=F03h)*

<div align="center">

Table 43. Verb – Get Processing State (Verb ID=F03h)

</div>

Get Command Format / Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]		Response [31:0]
CAd=X	Node ID=Xh	Verb ID=F03h	0's		32-bit Response

Codec Response for All NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.6. *Verb – Set Processing State (Verb ID=703h)*

<div align="center">

Table 44. Verb – Set Processing State (Verb ID=703h)

</div>

Set Command Format / Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]		Response [31:0]
CAd=X	Node ID=Xh	Verb ID=703h	Processing State [7:0]		0's for All Nodes

Codec Response for All NID

Bit	Description
31:0	0's.

8.7. *Verb – Get Coefficient Index (Verb ID=Dh)*

<div align="center">

Table 45. Verb – Get Coefficient Index (Verb ID=Dh)

</div>

Get Command Format / Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]		Response [31:0]
CAd=X	Node ID=20h	Verb ID=Dh	0's		Bit [15:0] are Coefficient Index

Codec Response for NID=20h (Realtek Defined Registers)

Bit	Description
31:16	Reserved. Read as 0's.
15:0	Coefficient Index.

Codec Response for Other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.8. Verb – Set Coefficient Index (Verb ID=5h)

Table 46.   Verb – Set Coefficient Index (Verb ID=5h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=5h	Coefficient Index [15:0]

Codec Response Format

Response [31:0]
0's for All Nodes

Codec Response for All NID

Bit	Description
31:0	0's.

8.9. Verb – Get Processing Coefficient (Verb ID=Ch)

Table 47.   Verb – Get Processing Coefficient (Verb ID=Ch)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=20h	Verb ID=Ch	0's

Codec Response Format

Response [31:0]
Processing Coefficient [15:0]

Codec Response for NID=20h (Realtek Defined Registers)

Bit	Description
31:16	Reserved. Read as 0's.
15:0	Processing Coefficient.

Codec Response for Other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.10. Verb – Set Processing Coefficient (Verb ID=4h)

Table 48.   Verb – Set Processing Coefficient (Verb ID=4h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=4h	Coefficient [15:0]

Codec Response Format

Response [31:0]
0's for All Nodes

Codec Response for All NID

Bit	Description
31:0	0's.

8.11. Verb – Get Amplifier Gain (Verb ID=Bh)

This verb is used to get gain/attenuation settings from each widget.

Table 49.   Verb – Get Amplifier Gain (Verb ID=Bh)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=Bh	'Get' Payload [15:0]

Codec Response Format

Response [31:0]
Bit[7:0] are Responsible for 'Get'

'Get' Payload in Command Bit[15:0]

Bit	Description
15	Get Input/Output. 0: Input amplifier gain is requested 1: Output amplifier gain is requested
14	Reserved. Read as 0.
13	Get Left/Right. 0: Right amplifier gain is requested 1: Left amplifier gain is requested
12:4	Reserved. Read as 0's.
3:0	Index[3:0] for Input Source. Select amplifier for this converter. If a widget has no multiple input sources, the index will be ignored.

Codec Response for 08h (MIC ADC), 09h (LINE ADC), and 11h (MIX ADC)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain'. Input Amplifier Mute, 0: Unmute, 1: Mute Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Output Amplifier Mute)
6:0	Bit-15 is 0 in 'Get Amplifier Gain'. Input Amplifier Gain [6:0]. 7-bit step value (0~63) specifying the volume from −17.25dB~+30dB in 0.75dB steps Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0's (No Output Amplifier Mute)

Codec Response for NID=0Bh (MIXER Sum Widget)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain'. Input Amplifier Mute. 0: Unmute 1: Mute (Default for all Index) Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Output Amplifier Mute)
6:0	Bit-15 is 0 in 'Get Amplifier Gain'. Input Amplifier Gain [6:0]. 7-bit step value (0~31) specifying the volume from −34.5dB~+12dB in 1.5dB steps Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0's (No Output Amplifier Mute)

Codec Response for NID=0Ch~0Fh and 26h (Sum Widget: FRONT, SURR, CEN/LFE, SIDESURR, FOUT Sum)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain'. Input Amplifier Mute, 0: Unmute, 1: Mute
	Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Output Amplifier Mute)
6:0	Bit-15 is 0 in 'Get Amplifier Gain'. Read as 0 (No Input Amplifier Gain).
	Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Output Amplifier Gain).

Codec Response for NID=02h ~ 05h and 25h (DAC Widget: FRONT, SURR, CEN/LFE, SIDESURR, FOUT DAC)

Bit	Description
31:8	0's.
7	Bit 15 is 0 in 'Get Amplifier Gain'. Read as 0 (No Input Amplifier Mute).
	Bit 15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Output Amplifier Mute).
6:0	Bit 15 is 0 in 'Get Amplifier Gain'. Read as 0's (No Input Amplifier Mute).
	Bit 15 is 1 in 'Get Amplifier Gain'. Output Amplifier Gain [6:0]. 7-bit step value (0~87) specifying the volume from –65.25dB~0dB in 0.75dB steps.

Codec Response for NID=14h~17h (Pin Complex: FRONT/SURR/CENLFE/SIDESURR)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain'. Read as 0
	Bit-15 is 1 in 'Get Amplifier Gain'. Output Amplifier Mute, 0:Unmute, 1:Mute (NID=14h~17h,Default=1)
6:0	Bit-15 is 0 in 'Get Amplifier Gain'. Read as 0's
	Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Output Amplifier Gain)

Codec Response for NID=12h, 18h~1Bh (Pin Complex: DMIC/MIC1/MIC2/LINE1/LINE2)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain'. Read as 0
	Bit-15 is 1 in 'Get Amplifier Gain'. Output Amplifier Mute, 0:Unmute, 1:Mute (NID=18h~1Bh,Default=1)
6:0	Bit-15 is 0 in 'Get Amplifier Gain'. Input Amplifier Gain [6:0]. 7-bit step value (0~3) specifying the volume from 0dB~30dB in 10dB steps.
	Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Output Amplifier Gain)

Codec Response for NID=22h and 23h (Sum Widget)

Bit	Description
31:8	0's
7	Bit-15 is 0 in 'Get Amplifier Gain'. Input Amplifier Mute, 0: Unmute, 1: Mute
	Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Output Amplifier Mute)
6:0	Bit-15 is 0 in 'Get Amplifier Gain'. Read as 0 (No Input Amplifier Gain)
	Bit-15 is 1 in 'Get Amplifier Gain'. Read as 0 (No Input Amplifier Gain)

Codec Response to Other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.12. Verb – Set Amplifier Gain (Verb ID=3h)

This verb is used to set amplifier gain/attenuation in each widget.

Table 50. Verb – Set Amplifier Gain (Verb ID=3h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=3h	'Set' Payload [15:0]

Codec Response Format

Response [31:0]
0's for All Nodes

'Set' Payload in Command Bit[15:0]

Bit	Description
15	Set Output Amp. '1' indicates output amplifier gain will be set.
14	Set Input Amp. '1' indicates input amplifier gain will be set.
13	Set Left Amp. '1' indicates left amplifier gain will be set.
12	Set Right Amp. '1' indicates right amplifier gain will be set.
11:8	Index Offset (for Input Amplifiers on Sum Widgets and Selector Widgets). 5 bits index offset in connection list is used to select which input gain will be set on a Sum or a Selector widget. The index is ignored if the node is not a Sum or a Selector widget, or the 'Set Input Amp' bit is not set.
7	Mute. 0: Unmute 1: Mute (-∞gain)
6:0	Gain[6:0]. A 7-bit step value specifying the amplifier gain.

8.13. *Verb – Get Converter Format (Verb ID=Ah)*

Table 51.   Verb – Get Converter Format (Verb ID=Ah)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=Ah	0's

Codec Response Format

Response [31:0]
Bit[15:0] are Converter Format

Codec Response for NID=02h~05h, 25h, and 06h (Output Converters: FRONT, SURR, CEN/LFE, SIDESURR, FOUT DAC SPDIF-OUT).

Codec Response for NID=08h, 09h, and 11h (Input Converters: MIC, LINE, MIX ADC)

Bit	Description
31:16	Reserved. Read as 0.
15	Stream Type (TYPE). 0: PCM 1: Non-PCM
14	Sample Base Rate (BASE). 0: 48kHz 1: 44.1kHz
13:11	Sample Base Rate Multiple (MULT). 000b: ×1 001b: ×2 010b: ×3 011b: ×4 100b~111b: Reserved
10:8	Sample Base Rate Divisor (DIV). 000b: /1 001b: /2 010b: /3 011b: /4 100b: /5 101b: /6 110b: /7 111b: /8
7	Reserved. Read as 0.
6:4	Bits per Sample (BITS). 000b: 8 bits 001b: 16 bits 010b: 20 bits 011b: 24 bits 100b: 32 bits 101b~111b: Reserved
3:0	Number of Channels. 0: 1 channel 1: 2 channels 2: 3 channels …… 15: 16 channels

8.14. Verb – Set Converter Format (Verb ID=2h)

Table 52.   Verb – Set Converter Format (Verb ID=2h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:16]	Payload Bit [15:0]
CAd=X	Node ID=Xh	Verb ID=2h	Set Format [15:0]

Codec Response Format

Response [31:0]
0's for All Nodes

'Set' Payload in Command Bit[15:0]

Bit	Description
31:16	Reserved. Read as 0.
15	Stream Type (TYPE). 0: PCM 1: Non-PCM
14	Sample Base Rate (BASE). 0: 48kHz 1: 44.1kHz
13:11	Sample Base Rate Multiple (MULT). 000b: ×1 001b: ×2 010b: ×3 011b: ×4 100b~111b: Reserved
10:8	Sample Base Rate Divisor (DIV). 000b: /1 001b: /2 010b: /3 011b: /4 100b: /5 101b: /6 110b: /7 111b: /8
7	Reserved. Read as 0.
6:4	Bits per Sample (BITS). 000b: 8 bits 001b: 16 bits 010b: 20 bits 011b: 24 bits 100b: 32 bits 101b~111b: Reserved
3:0	Number of Channels. 0: 1 channel 1: 2 channels 2: 3 channels …… 15: 16 channels

8.15. Verb – Get Power State (Verb ID=F05h)

Table 53. Verb – Get Power State (Verb ID=F05h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F05h	0's

Codec Response Format

Response [31:0]
Power State [7:0]

Codec Response for NID=01h (Audio Function Group)

Codec Response for NID=02h~05h, 25h, 08h, 09h and 11h (Audio Input/Output Converter)

Codec Response for NID=12h, 14h~1Bh, and 1Eh (Pin Widget)

Codec Response for NID=06h (Digital Output Converter)

Bit	Description
31:11	Reserved. Read as 0's
10	PS-Settings Reset 0: Settings of widgets has been reset during any low power state. 1: Settings changed from the defaults have been reset to their default during any low power state. Read as 1 after single-function-reset in D0/D1/D2/D3/D3Cold. Read as 1 after link-reset in D0/D1/D2/D3/D3Cold. Read as 1 after double-function-reset in D0/D1/D2/D3/D3Cold. The PS-Settings Reset bit will be cleared to zero after Get-Power-State-verb's response.
9	PS-ClkStopOk 0: No capability to operate normally with BITCLK stop 1: Operate normally with no BICLK Read as 1 when PS-Set, Set Power State [1:0]=011b/111b. Read as 0 when PS-Set, Set Power State [1:0]=000b/001b/010b.
8	PS-Error Not supported in the ALC1229.
7	Reserved; read as 0s.
6:4	PS-Act. Actual Power State [2:0]. 000: Power state is D0 001: Power state is D1 010: Power state is D2 011: Power state is D3 100: Power state is D3Cold PS-Act indicates the actual power state of the referenced node. For Audio Function Group nodes (NID=01h), PS-Act is always equal to PS-Set. D0: Fully on D1: The lowest possible power consuming state that can return to fully on state (D0) within 10msec, except when analog pass through is fully on (Mixer on) D2: The lowest possible power consuming state that can return to fully on state (D0) within 10msec. D3: The lowest possible power consuming state under software control. D3Cold: The codec will no longer respond to further commands and power can be removed from the codec.
3	Reserved; read as 0s.
2:0	PS-Set, Set Power State [2:0]. 000: Power state is D0 001: Power state is D1 010: Power state is D2 011: Power state is D3 100: Power state is D3Cold PS-Set controls the current power setting of the referenced node.

Codec Response for other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.16. Verb – Set Power State (Verb ID=705h)

Table 54. Verb – Set Power State (Verb ID=705h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=705h	Power State [7:0]

Codec Response Format

Response [31:0]
0's for All Nodes

'Power State' in Command Bit[7:0]

Bit	Description
7	Reserved. Read as 0's.
6:4	PS-Act. Actual Power State [2:0]. 000: Power state is D0 001: Power state is D1 010: Power state is D2 011: Power state is D3 100: Power state is D3Cold PS-Act indicates the actual power state of the referenced node.
3	Reserved. Read as 0.
2:0	PS-Set. Set Power State [2:0]. 000: Power state is D0 001: Power state is D1 010: Power state is D2 011: Power state is D3 100: Power state is D3Cold

8.17. Verb – Get Converter Stream, Channel (Verb ID=F06h)

Table 55. Verb – Get Converter Stream, Channel (Verb ID=F06h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F06h	0's

Codec Response Format

Response [31:0]
Stream & Channel [7:0]

Codec Response for NID=02h~05h, 25h, 06h (Output Converters: FRONT, SURR, CEN/LFE, SIDESURR, FOUT DAC, SPDIF-OUT)

Codec Response for NID=08h, 09h, and 11h (Input Converters: MIC, LINE ADC, MIX ADC)

Bit	Description
31:8	Reserved. Read as 0's.
7:4	Stream[3:0]. The link stream used by the converter. 0000b is stream 0, 0001b is stream 1, etc.
3:0	Channel[3:0]. The lowest channel used by the converter. A stereo converter will use the set channel n as well as n+1 for its left and right channel.

Codec Response for other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.18. Verb – Set Converter Stream, Channel (Verb ID=706h)

Table 56.   Verb – Set Converter Stream, Channel (Verb ID=706h)

Set Command Format   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID=706h	Stream & Channel [7:0]	0's for All Nodes

'Stream and Channel' in Command Bit[7:0]

Bit	Description
31:8	Reserved. Read as 0's.
7:4	Set Stream[3:0]. The link stream used by the converter. 0000b is stream 0, 0001b is stream 1, etc.
1:0	Set Channel[3:0]. The lowest channel used by the converter. A stereo converter will use the set channel n as well as n+1 for its left and right channel.

Note: This verb assigns stream and channel for output converters (NID=02h~06h, 25h, 10h) and input converters (NID=08h, 09h). Other widgets will ignore this verb.

8.19. Verb – Get Pin Widget Control (Verb ID=F07h)

Table 57.   Verb – Get Pin Widget Control (Verb ID=F07h)

Get Command Format   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID=F07h	0's	Pin Control [7:0]

Codec Response for NID=14h~1Bh, 1Eh, and 12h
(Pin Complex: FRONT, SURR, CENLFE, SIDESURR, MIC1, MIC2, LINE1, LINE2, SPDIF-OUT, DMIC)

Bit	Description
31:1	Reserved. Read as 0's.
7	H-Phn Enable (Headphone Amplifier Enable, EN_AMP for an I/O Unit). 0: Disabled 1: Enabled
6	Out Enable (Output Buffet Enable, EN_OBUF for an I/O Unit). 0: Disabled 1: Enabled
5	In Enable (Input Buffer Enable, EN_IBUF for an I/O Unit). 0: Disabled 1: Enabled
4:3	Reserved.
2:0	VrefEn (Vrefout Enable Control). 000b: Hi-Z (Disabled) 001b: 50% of LDO-OUT1 010b: Ground 0V 011b: Reserved 100b: 80% of LDO-OUT1 101b: 100% of LDO-OUT1 110b~111b: Reserved

Codec Response for other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.20. Verb – Set Pin Widget Control (Verb ID=707h)

Table 58.   Verb – Set Pin Widget Control (Verb ID=707h)

Set Command Format   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID=707h	Pin Control [7:0]	0's for All Nodes

'Pin Control' in command [7:0] for NID=14h~1Bh, 1Eh, and 12h (Pin Complex: FRONT, SURR, CENLFE, SIDESURR, MIC1, MIC2, LINE1, LINE2, SPDIF-OUT, DMIC)

Bit	Description
31:1	Reserved. Read as 0's.
7	H-Phn Enable (Headphone Amplifier Enable, EN_AMP for an I/O Unit). 0: Disabled 1: Enabled
6	Out Enable (Output Buffet Enable, EN_OBUF for an I/O Unit). 0: Disabled 1: Enabled
5	In Enable (Input Buffer Enable, EN_IBUF for an I/O Unit). 0: Disabled 1: Enabled
4:3	Reserved.
2:0	VrefEn (Vrefout Enable Control). 000b: Hi-Z (Disabled) 001b: 50% of LDO-OUT1 010b: Ground 0V 011b: Reserved 100b: 80% of LDO-OUT1 101b: 100% of LDO-OUT1 110b~111b: Reserved

8.21. *Verb – Get Unsolicited Response Control (Verb ID=F08h)*

Determines whether a widget is enabled to send an unsolicited response. An HDA codec can use an unsolicited response to inform software of a real-time event.

Table 59.   Verb – Get Unsolicited Response Control (Verb ID=F08h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= F08h	0's

Codec Response Format

Response [31:0]
32-bit Response

Codec Response for NID=01h (GPIO in Audio Function Group), 14h~1Bh (Port A to H)

Bit	Description
31:8	Reserved. Read as 0's.
7	Unsolicited Response is Enabled. 0: Disabled 1: Enabled
6:4	Reserved. Read as 0's.
3:0	Assigned Tag for Unsolicited Response. The tag[3:0] is assigned by software to determine which widget generates unsolicited responses.

Codec Response for other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.22. *Verb – Set Unsolicited Response Control (Verb ID=708h)*

Enables a widget to generate an unsolicited response.

Table 60.   Verb – Set Unsolicited Response Control (Verb ID=708h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=708h	EnableUnsol [7:0]

Codec Response Format

Response [31:0]
0's for All Nodes

'EnableUnsol' in Command Bit[7:0] for NID=01h (GPIO in Audio Function Group), 14h~1Bh, (Port A to H)

Bit	Description
31:8	Reserved. Read as 0's.
7	Enable Unsolicited Response. 0: Disable 1: Enable
6:4	Reserved. Read as 0's.
3:0	Tag for Unsolicited Response. Tag[3:0] is defined by software to assign a 4-bit tag for nodes that are enabled to generate unsolicited responses.

8.23. Verb – Get Pin Sense (Verb ID=F09h)

Returns the Presence Detect status and the impedance of a device attached to the pin.

Table 61.   Verb – Get Pin Sense (Verb ID=F09h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= F09h	0's

Codec Response Format

Response [31:0]
32-bit Response

Codec Response for NID = 14h~1Bh

Bit	Description
31	Presence Detect Status.
	0: No device is attached to the pin
	1: Device is attached to the pin
30:0	Measured Impedance.
	The ALC1220-VB does not support hardware impedance detection. This field is read as 0s.

Codec Response for other NID

Bit	Description
31:0	Not Supported (Returns 00000000h).

8.24. Verb – Execute Pin Sense (Verb ID=709h)

Table 62.   Verb – Execute Pin Sense (Verb ID=709h)

Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= 709h	Right Channel[0]

Codec Response Format

Response [31:0]
0's for All Nodes

'Payload' in Command Bit[7:0]

Bit	Description
7:1	Reserved. Read as 0's.
0	Right (Ring) Channel Select.
	0: Sense Left channel (Tip)
	1: Sense Right channel (Ring)
	The ALC1220-VB does not support hardware impedance sensing and will ignore this control.

8.25. Verb – Get Volume Knob Widget (Verb ID=F0Fh)

Table 63.   Verb – Get Volume Knob (Verb ID=F0Fh)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=21h	Verb ID= F0Fh	0's

Codec Response Format

Response [31:0]
Bit[31:8]=0s, Bit[7:0] is Volume

Codec Response for NID = 21h (Volume Knob Widget)

Bit	Description
31:8	Reserved.
7	Direct. 0: The volume generated by external HW volume control will be sent by unsolicited response. Software is responsible for programming the amplifier appropriately 1: The volume generated by external HW volume control will directly affect the volume of the amplifier.
6:0	Volume in Steps.

Note: The ALC1220-VB does not support Volume Knob Widget and will ignore this verb and respond with 0's.

8.26. Verb – Set Volume Knob Widget (Verb ID=70Fh)

Table 64.   Verb – Set Volume Knob (Verb ID=70Fh)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=21h	Verb ID= 70Fh	Bit[7] is 'Direct' Control

Codec Response Format

Response [31:0]
0's

'Payload' in Command Bit[7:0]

Bit	Description
31:8	Reserved.
7	Direct. 0: The volume generated by external HW volume control will be sent by unsolicited response. Software is responsible for programming the amplifier appropriately 1: The volume generated by external HW volume control will directly affect the volume of the amplifier.
6:0	Reserved.

Note: The ALC1220-VB does not support Volume Knob Widget and will ignore this verb and respond with 0's.

8.27. *Verb – Get Configuration Default (Verb ID=F1Ch)*

Reads the 32-bit sticky register for each Pin Widget configured by software.

Table 65.   Verb – Get Configuration Default (Verb ID=F1Ch)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID= F1Ch	0's

Codec Response Format

Response [31:0]
32-bit Response

Codec Response for NID=14h~1Bh (Port-A~Port-H), 1Eh (SPDIF-OUT), 12h (DMIC)

Bit	Description
31:0	32-Bit Configuration Information for Each Pin Widget.
	Default value for each pin widget.
	[31:30]: Port Connectivity (0h: Port; 2h: Header; 1h: Not Connected)
	[29:24]: Location
	[23:20]: Default Device
	[19:16]: Connection Type
	[15:12]: Color
	[11:08]: Misc
	[07:04]: Default Association
	[03:00]: Sequence

Note: The 32-bit registers for each Pin Widget are sticky and will not be reset by a LINK Reset or Codec Reset (Function Reset Verb).

8.28. Verb – Set Configuration Default Bytes 0, 1, 2, 3 (Verb ID=71Ch/71Dh/71Eh/71Fh for Bytes 0, 1, 2, 3)

The BIOS can use this verb to determine the default conditions for the Pin Widgets 12h, 14h~1Bh, and 1Eh, e.g., placement and expected default device.

Table 66.   Verb – Set Configuration Default Bytes 0, 1, 2, 3

Set Command Format   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID=71Ch, 71Dh, 71Eh, 71Fh	Label [7:0]	0's for All Nodes

Note: Supported by Pin Widget NID=14h~1Bh (Port-A~Port-H), 1Eh (SPDIF-OUT), 12h (DMIC). Other widgets will ignore this verb.

Codec Response for All NID

Bit	Description
31:0	0's.

8.29. Verb – Get BEEP Generator (Verb ID=F0Ah)

Table 67.   Verb – Get BEEP Generator (Verb ID= F0Ah)

Get Command Format   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID= F0Ah	0's	Divider [7:0]

'Response' for NID=01h (Audio Function Group)

Bit	Description
31:8	Reserved.
7:0	Frequency Divider, F[7:0]. The internal BEEP frequency is the result of dividing the 48kHz clock by 4 times the number specified in F[7:0]. The lowest tone is 48kHz/(255×4)=47Hz. The highest tone is 48kHz/(1×4)=12kHz. A value of 00h in F[7:0] disables the internal BEEP generator and allows external PCBEEP input.

Note: The ALC1220-VB does not support Get BEEP Generator and will ignore this verb and respond with 0's.

8.30. *Verb – Set BEEP Generator (Verb ID=70Ah)*

Table 68.   Verb – Set BEEP Generator (Verb ID= 70Ah)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=70Ah	Divider [7:0]

Codec Response Format

Response [31:0]
0's for All Nodes

'Divider' in Set Command

Bit	Description
31:8	Reserved.
7:0	Frequency Divider, F[7:0].
	The internal BEEP frequency is the result of dividing the 48kHz clock by 4 times the number specified in F[7:0].
	The lowest tone is 48kHz/(255×4)=47Hz.
	The highest tone is 48kHz/(1×4)=12kHz.
	A value of 00h in F[7:0] disables the internal BEEP generator and allows external PCBEEP input.

Note: The ALC1220-VB does not support Set BEEP Generator and will ignore this verb and respond with 0's.

8.31. *Verb – Get GPIO Data (Verb ID=F15h)*

Table 69.   Verb – Get GPIO Data (Verb ID= F15h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F15h	0's

Codec Response Format

Response [31:0]
32-bit Response

Codec Response for NID=01h (Audio Function Group)

Bit	Description
31:2	Reserved.
7:0	GPIO[7:0] Data.
	The value written (output) or sensed (input) on the corresponding pin if it is enabled.

Codec Response for Other NID

Bit	Description
31:0	0's.

8.32. Verb – Set GPIO Data (Verb ID=715h)

Table 70. Verb – Set GPIO Data (Verb ID= 715h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=715h	Data [7:0]

Codec Response Format

Response [31:0]
0's for All Nodes

'Data' in Set command for NID=01h (Audio Function Group)

Bit	Description
31:2	Reserved.
7:0	GPIO[7:0] Output Data. The value written determines the value driven on a pin that is configured as an output pin.

Codec Response for All NID

Bit	Description
31:0	0's.

8.33. Verb – Get GPIO Enable Mask (Verb ID=F16h)

Table 71. Verb – Get GPIO Enable Mask (Verb ID= F16h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F16h	0's

Codec Response Format

Response [31:0]
EnableMask [7:0]

Codec Response for NID=01h (Audio Function Group)

Bit	Description
31:2	Reserved.
7:0	GPIO[7:0] Enable Mask. 0: The corresponding GPIO pin is disabled and is in Hi-Z state 1: The corresponding GPIO pin is enabled. Its behavior is determined by the GPIO direction control

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for Other NID

Bit	Description
31:0	0's.

8.34. Verb – Set GPIO Enable Mask (Verb ID=716h)

Table 72.   Verb – Set GPIO Enable Mask (Verb ID=716h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=716h	Enable Mask [7:0]

Codec Response Format

Response [31:0]
0's for All Nodes

Codec Response for NID=01h (Audio Function Group)

Bit	Description
31:2	Reserved.
7:0	GPIO[7:0] Enable Mask. 0: The corresponding GPIO pin is disabled and is in Hi-Z state 1: The corresponding GPIO pin is enabled. Its behavior is determined by the GPIO direction control

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for All NID

Bit	Description
31:0	0's.

8.35. Verb – Get GPIO Direction (Verb ID=F17h)

Table 73.   Verb – Get GPIO Direction (Verb ID=F17h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F17h	0's

Codec Response Format

Response [31:0]
Direction [7:0]

Codec Response for NID=01h (Audio Function Group)

Bit	Description
31:2	Reserved.
7:0	GPIO[7:0] Direction Control. 0: The corresponding GPIO pin is configured as an input 1: The corresponding GPIO pin is configured as an output

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for Other NID

Bit	Description
31:0	0's.

8.36. *Verb – Set GPIO Direction (Verb ID=717h)*

Table 74.   Verb – Set GPIO Direction (Verb ID=717h)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=717h	Direction [7:0]

Codec Response Format

Response [31:0]
0's for All Nodes

Codec Response for NID=01h (Audio Function Group)

Bit	Description
31:2	Reserved.
7:0	GPIO[7:0] Direction Control.
	0: The corresponding GPIO pin is configured as an input
	1: The corresponding GPIO pin is configured as an output

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for Other NID

Bit	Description
31:0	0's.

8.37. *Verb – Get GPIO Unsolicited Response Enable Mask (Verb ID=F19h)*

Table 75.   Verb – Get GPIO Unsolicited Response Enable Mask (Verb ID=F19h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=F19h	0's

Codec Response Format

Response [31:0]
UnsolEnable [7:0]

Codec Response for NID=01h (Audio Function Group)

Bit	Description
31:2	Reserved.
7:0	GPIO[7:0] Unsolicited Enable Mask.
	0: Unsolicited response will not be sent on link
	1: Unsolicited response will be sent on link when state of corresponding GPIO has been changed

Note: All nodes except Audio Function Group (NID=01h) will ignore this verb.

Codec Response for Other NID

Bit	Description
31:0	0's.

8.38. *Verb – Set GPIO Unsolicited Response Enable Mask (Verb ID=719h)*

Table 76.   Verb – Set GPIO Unsolicited Response Enable Mask (Verb ID=719h)

Set Command Format   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=719h	UnsolEnable [7:0]

Response [31:0]
0's for All Nodes

Codec Response for NID=01h (Audio Function Group)

Bit	Description
31:2	Reserved.
7:0	GPIO[7:0] Unsolicited Enable Mask. 0: Unsolicited response will not be sent on link 1: Unsolicited response will be sent on link when state of corresponding GPIO has been changed

Note 1: All nodes except the Audio Function Group (NID=01h) will ignore this verb.

Note 2: The unsolicited response of corresponding GPIO is enabled when it's 'Enable Mask' and Verb-'Unsolicited Response' for NID=01h are enabled.

Codec Response for Other NID

Bit	Description
31:0	0's.

8.39. *Verb – Get Digital Converter Control 1, 2, 3, 4 (Verb ID=F0Dh, F0Eh, F3Eh, F3Fh)*

Table 77.   Verb – Get Digital Converter Control 1, 2, 3, 4 (Verb ID=F0Dh, F0Eh, F3Eh, F3Fh)

Get Command Format   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F0Dh/F0Eh/ F3Eh/F3Fh	0's

Response [31:0]
Bit[31:16]=0's,   Bit[15:0] are SIC Bit

NID=06h (SPDIF-OUT) Response to 'Get verb' – F0Dh/F0Eh/F3Eh/F3Fh

Bit	Description – SIC (SPDIF IEC Control) Bit[15:0]
31:24	Read as 0's.
23	Keep Alive Enable. 0: Disable (SPDIF output is disabled in D2/D3 mode) 1: Enable (SPDIF output is enabled in D2/D3 mode)
22:20	Reserved. Read as 0's.
19:16	IEC Coding Type. Not supported in the ALC1220-VB, read as 0's.
15	Reserved. Read as 0's.

NID=06h (SPDIF-OUT) Response to 'Get verb' – F0Dh/F0Eh/F3Eh/F3Fh

Bit	Description – SIC (SPDIF IEC Control) Bit[15:0]
14:8	CC[6:0] (Category Code).
7	LEVEL (Generation Level).
6	PRO (Professional or Consumer Format). 0: Consumer format 1: Professional format
5	/AUDIO (Non-Audio Data Type). 0: PCM data 1: AC3 or other digital non-audio data
4	COPY (Copyright). 0: Asserted 1: Not asserted
3	PRE (Pre-Emphasis). 0: None 1: Filter pre-emphasis is 50/15 microseconds
2	VCFG for Validity Control (Control V Bit and Data in Sub-Frame).
1	V for Validity Control (Control V Bit and Data in Sub-Frame).
0	Digital Enable (DigEn). 0: OFF 1: ON

Codec Response for Other NID

Bit	Description
31:0	0's.

8.40. Verb – Set Digital Converter Control 1, 2, 3, 4 (Verb ID=70Dh, 70Eh, 73Eh, 73Fh)

Table 78.   Verb – Set Digital Converter Control 1, 2, 3, 4 (Verb ID=70Dh, 70Eh, 73Eh, 73Fh)

Set Command Format (Verb ID=70Dh, Set Control 1)   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID=70Dh	SIC [7:0]	0's

Set Command Format (Verb ID=70Eh, Set Control 2)   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID=70Eh	SIC [15:8]	0's

Set Command Format (Verb ID=73Eh, Set Control 3)   Codec Response Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]	Response [31:0]
CAd=X	Node ID=Xh	Verb ID=73Eh	SIC [23:16]	0's

Set Command Format (Verb ID=73Fh, Set Control 4)

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=73Fh	SIC [31:24]

Codec Response Format

Response [31:0]
0's

'Payload' in Set Control 1 for NID=06h (SPDIF-OUT)

Bit	Description – SIC (SPDIF IEC Control) Bit[7:0]
7	LEVEL (Generation Level).
6	PRO (Professional or Consumer Format). 0: Consumer format 1: Professional format
5	/AUDIO (Non-Audio Data Type). 0: PCM data 1: AC3 or other digital non-audio data
4	COPY (Copyright). 0: Asserted 1: Not asserted
3	PRE (Pre-Emphasis). 0: None 1: Filter pre-emphasis is 50/15 microseconds
2	VCFG for Validity Control (Control V Bit and Data in Sub-Frame).
1	V for Validity Control (Control V Bit and Data in Sub-Frame).
0	Digital Enable (DigEn). 0: OFF 1: ON

'Payload' in Set Control 2 for NID=06h and 10h (SPDIF-OUT and SPDIF-OUT2)

Bit	Description – SIC (SPDIF IEC Control) Bit[7:0]
7	Reserved. Read as 0's.
6:0	CC[6:0] (Category Code).

'Payload' in Set Control 3 for NID=06h (SPDIF-OUT)

Bit	Description – SIC (SPDIF IEC Control) Bit[23:16]
7	Keep Alive Enable. 0: Disable (SPDIF output is disabled in D2/D3 mode) 1: Enable (SPDIF output is enabled in D2/D3 mode)
6:0	Reserved.

'Payload' in Set Control 4 for NID=06h and 10h (SPDIF-OUT and SPDIF-OUT2)

Bit	Description – SIC (SPDIF IEC Control) Bit[31:24]
7:0	Reserved.

8.41. *Verb – Get Subsystem ID [31:0]*
(Verb ID=F20h/F21h/F22h/F23h)

32-bit Read/Write register is for Audio Function Group (NID=01h).

Table 79.   Verb – Get Subsystem ID [31:0] (Verb ID=F20h/F21h/F22h/F23h)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd = X	Node ID=01h	Verb ID=F20h	0s

Codec Response Format

Response [31:0]
32-bit Response

Codec Response for NID=01h

Bit	Description
31:16	Subsystem ID[23:8] (Default=10ECh).
15:8	Subsystem ID[7:0] (Default=00h).
7:0	Assembly ID[7:0] (Default=FFh).

8.42. *Verb – Set Subsystem ID [31:0] (Verb ID=723h for [31:24], 722h for [23:16], 721h for [15:8], 720h for [7:0])*

Table 80.   Verb – Set Subsystem ID [31:0]
(Verb ID=723h for [31:24], 722h for [23:16], 721h for [15:8], 720h for [7:0])

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd = X	Node ID=01h	Verb ID=723h, 722h, 721h, 720h	Label [7:0]

Codec Response Format

Response [31:0]
0s for All Nodes

Codec Response for all NID

Bit	Description
31:0	0s.

8.43. *Verb – Get EAPD Control (Verb ID=F0Ch)*

Table 81.   Verb – Get EAPD Control (Verb ID=F0Ch)

Get Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=F0Ch	0s

Codec Response Format

Response [31:0]
Bit[1] is EAPD Control

Codec Response for NID=14h and 1Bh (FRONT, and LINE2)

Bit	Description
31:3	Reserved.
2	L-R Swap. The ALC1220-VB does not support swapping left and right channels. Read as 0.
1	EAPD Value. 0: EAPD pin state is low 1: EAPD pin state is high
0	BTL Enable. The ALC1220-VB does not support BTL output. Read as 0.

Codec Response for Other NID

Bit	Description
31:0	0's.

8.44. *Verb – Set EAPD Control (Verb ID=70Ch)*

Table 82.   Verb – Set EAPD Control (Verb ID=70Ch)

Set Command Format

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=Xh	Verb ID=70Ch	Bit[1] is EAPD Control

Codec Response Format

Response [31:0]
0s

Payload in Set command for NID= NID=14h and 1Bh (FRONT, and LINE2)

Bit	Description
31:3	Reserved.
2	L-R Swap. The ALC1220-VB does not support swapping left and right channels. Read as 0.
1	EAPD Value. 0: EAPD pin state is low 1: EAPD pin state is high. *Note: Only one physical logic for the EAPD signal.*
0	BTL Enable. The ALC1220-VB does not support BTL output. Read as 0.

Codec Response

Bit	Description
31:0	0's.

8.45. *Verb – Function Reset (Verb ID=7FFh)*

Table 83.   Verb – Function Reset (Verb ID=7FFh)

Command Format (NID=01h)

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=01h	Verb ID=7FFh	0's

Codec Response Format

Response [31:0]
0's

Codec Response

Bit	Description
31:0	Reserved. Read as 0's.

Note: The Function Reset command causes all widgets in the ALC1220-VB to return to their power on default state.

8.46. *Verb – Get Current BCLK Frequency (Verb ID=F37h)*

Table 84. Verb –Get Current BCLK Frequency Enable (Verb ID=F37h

Get Command Format (NID=14h and 1Bh)

Bit [31:28]	Bit [27:20]	Bit [19:8]	Payload Bit [7:0]
CAd=X	Node ID=00h	Verb ID=F37h	0s

Codec Response Format

Response [31:0]
Bit[2:0] is BCLK Frequency

Codec Response for NID=00h

Bit	Description
31:3	Reserved.
2:0	The current BCLK Frequency. Follows the format of Switchable BCLK Clock Frequency Parameter field[2:0].

Codec Response in for Other NID

Bit	Description
31:0	0's.

9. Electrical Characteristics

9.1. DC Characteristics

9.1.1. Absolute Maximum Ratings

Table 85.   Absolute Maximum Ratings

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply					
Digital Power for Core	DVDD	-0.3	3.3	3.6	V
Digital Power for HDA Link	DVDD-IO	-0.3	3.3	3.6	V
Analog	AVDD1	-0.5	5.0	5.5	V
	CPVDD	-0.3	3.3	3.6	V
Ambient Operating Temperature	Ta	0	-	+70	^{o}C
Storage Temperature	Ts	-	-	+125	^{o}C
ESD (Electrostatic Discharge)					
		Susceptibility Voltage			
All Pins		3500			

9.1.2. Recommended Operating Conditions

Table 86.   Recommended Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply					
Digital Power for Core	DVDD	3.0	3.3	3.6	V
Digital Power for HDA Link	DVDD-IO	1.5	3.3	3.6	V
Analog	AVDD1	4.5	5.0	5.5	V
	CPVDD	3.0	3.3	3.6	V

9.1.3. Threshold Voltage

DVDD-IO= 1.5V±5%/3.3V±5%, DVDD= 3.3V±5%, T$_{ambient}$=25°C, with 50pF external load.

Table 87.   Threshold Voltage

Parameter	Symbol	Minimum	Typical	Maximum	Units
Input Voltage Range	V_{in}	-0.30	-	DVDD+0.30	V
Low Level Input Voltage (Audio link)	V_{IL}	-	-	0.4×DVDD-IO	V
High Level Input Voltage (Audio link)	V_{IH}	0.6×DVDD-IO	-	-	V
High Level Output Voltage (Audio link)	V_{OH}	0.9×DVDD-IO	-	-	V
Low Level Output Voltage (Audio link)	V_{OL}	-	-	0.1×DVDD-IO	V
Low Level Input Voltage (I2S, GPIOs)	V_{IL}	-	-	0.44×DVDD (1.45)	V
High Level Input Voltage (I2S, GPIOs)	V_{IH}	0.56×DVDD (1.85)	-	-	V

Parameter	Symbol	Minimum	Typical	Maximum	Units
High Level Output Voltage (I2S, SPDIF-OUT, GPIOs)	V_{OH}	0.9×DVDD		-	V
Low Level Output Voltage (I2S, SPDIF-OUT, GPIOs)	V_{OL}	-	-	0.1×DVDD	V
Input Leakage Current	-	-10	-	10	μA
Output Leakage Current (Hi-Z)	-	-10	-	10	μA
Output Buffer Drive Current	-	-	5	-	mA
Internal Pull Up Resistance	-	-	50k	-	Ω

9.1.4. Digital Filter Characteristics

Table 88. Digital Filter Characteristics

Filter	Description	Minimum	Typical	Maximum	Units
ADC Filter	Passband (Upper Band < -0.030dB)	-	0.4350×Fs	-	KHz
	Passband (Upper Band < -1.0dB)	-	0.4571×Fs	-	KHz
	Passband Ripple	-	-	±0.030	dB
	Stopband	0.565×Fs	-	-	KHz
	Stopband Attenuation	80	-	-	dB
ADC Highpass Filter	Passband Frequency Response: -0.15dB (Fs=192000)	-	20	-	Hz
DAC Lowpass Filter	Passband Frequency Response: -0.03dB	-	0.441×Fs	-	KHz
	Stopband	0.559×Fs	-	1.5×Fs	KHz
	Stopband Rejection	90	-	-	dB
	Passband Ripple	-	-	±0.030	dB
DAC Highpass Filter	Passband Frequency Response: -0.15dB (Fs=192000)	-	20	-	Hz

Note: Fs=Sample rate.

9.1.5. SPDIF Output Characteristics

DVDD=3.3V, $T_{ambient}$=25°C, with 75Ω external load.

**Table 89. SPDIF Output Characteristics**

Parameter	Symbol	Minimum	Typical	Maximum	Units
SPDIF-OUT High Level Output	V_{OH}	3.0	3.3	-	V
SPDIF-OUT Low Level Output	V_{OL}	-	0	0.3	V

9.2. AC Characteristics

9.2.1. Link Reset and Initialization Timing

Table 90.   Link Reset and Initialization Timing

Parameter	Symbol	Minimum	Typical	Maximum	Units
RESET# Active Low Pulse Width	T_{RST}	100.167	-	-	μs
RESET# Inactive to BCLK Startup Delay for PLL Ready Time	T_{PLL}	100	-	-	μs
SDI Initialization Request	T_{FRAME}	-	-	25	Frame Time
BCLK DeDuce Time	TD	10	-	-	μs

Figure 25.   Link Reset and Initialization Timing

9.2.2. Link Timing Parameters at the Codec

Table 91. Link Timing Parameters at the Codec

| Parameter	Symbol	Minimum	Typical	Maximum	Units
BCLK Frequency	-	23.9976	24.0	24.0024	MHz
BCLK Period	T_{cycle}	41.163	41.67	42.171	ns
BCLK Jitter	T_{jitter}	-	150	500	ns
BCLK High Pulse Width	T_{high}	17.5	-	24.16	ns
BCLK Low Pulse Width	T_{low}	17.5	-	24.16	ns
SDO Setup Time at Both Rising and Falling Edge of BCLK	T_{setup}	5	-	-	ns
SDO Hold Time at Both Rising and Falling Edge of BCLK	T_{hold}	5	-	-	ns
SDI Valid Time After Rising Edge of BCLK (1:50pF External Load)	T_{tco}	3	-	11.0	ns
SDI Flight Time	T_{flight}	0	-	7	ns

Figure 26. Link Signals Timing

9.2.3. SPDIF Output Timing

Table 92. SPDIF Output Timing

Parameter	Symbol	Minimum	Typical	Maximum	Units
SPDIF-OUT Frequency	-	-	3.072	-	MHz
SPDIF-OUT Period[1]	T_{cycle}	-	325.6	-	ns
SPDIF-OUT Jitter	T_{jitter}	-	-	4	ns
SPDIF-OUT High Level Width	T_{High}	156.2 (48%)	162.8 (50%)	169.2 (52%)	ns (%)
SPDIF-OUT Low Level Width	T_{Low}	156.2 (48%)	162.8 (50%)	169.2 (52%)	ns (%)
SPDIF-OUT Rising Time	T_{rise}	-	2.0	-	ns
SPDIF-OUT Falling Time	T_{fall}	-	2.0	-	ns

Note 1: Bit parameters for 48kHz sample rate of SPDIF-OUT.

Figure 27. Output Timing

9.2.4. I2S Interface Timing

Table 93. I2S Interface Timing (Master)

Parameter	Symbol	Minimum	Typical	Maximum	Units
LRCK Output Setup Time	t_{LRD}	-	-	30	ns
Data Output to BCLK Delay	t_{ADD}	-	-	30	ns
Data Input Setup Time	t_{DAS}	10	-	-	ns
Data Input Hold Time	t_{DAH}	10	-	-	ns

*Note: MCLK output 128/256*FS for sampling rates 44.1k/48k/96k/192k; 64xFs for 96K/192K.*

Figure 28.   I2S Timing (Master)

Table 94.   I2S Interface Timing (Slave)

Parameter	Symbol	Minimum	Typical	Maximum	Units
BCLK High Pulse Width	t_{BCH}	20	-	-	ns
BCLK Low Pulse Width	t_{BCL}	20	-	-	ns
LRCK Input Setup Time	t_{LRS}	30	-	-	ns
Data Output to BCLK Delay	t_{ADD}	-	-	30	ns
Data Input Setup Time	t_{DAS}	10	-	-	ns
Data Input Hold Time	t_{DAH}	10	-	-	ns

Figure 29.   I2S Timing (Slave)

9.2.5. I2C Interface Timing

Table 95.   I2C Interface Timing

Parameter	Symbol	Minimum	Typical	Maximum	Units
Clock Pulse Duration	Tw(9)	1.3	-	-	μs
Clock Pulse Duration	Tw(10)	600	-	-	μs
Clock Frequency	f	0	-	400K	Hz
Setup Time	Tsu(6)	600	-	-	ns
Hold Time	Th(5)	600	-	-	ns
Data Setup Time	Tsu(7)	100	-	-	ns
Data Hold Time	Th(6)	-	-	900	ns
Rising Time	Tr	-	-	300	ns
Falling Time	Tf	-	-	300	ns
Setup Time	Tsu(8)	600	-	-	ns
Pulse Width Of Spikes Suppressed Input Filter	Tsp	0	50	-	ns
Clock Pulse Duration	Tw(9)	1.3	-	-	μs

Figure 30.   I2C Timing

9.3. *Analog Performance*

Standard Test Conditions
- Tambient=25°C, DVDD=3.3V±5%, AVDD=5.0V±5%
- 1kHz Input Sine Wave; Sampling Frequency=48kHz; 0dB=1Vrms
- 10KΩ/50pF Load; Test Bench Characterization BW:10Hz~22kHz

Table 96. Analog Performance

Parameter	Min	Typical	Max	Units
Full-Scale Input Voltage				
ADC09h from LINE1 and MIC2	-	1.7	-	Vrms
ADC09h form except LINE1 and MIC2	-	1.4	-	Vrms
ADC08h/11h from Input	-	1.4	-	Vrms
Full-Scale Output Voltage (Gain=0dB)				
FRONT DAC02h to Output14h	-	2	-	Vrms
FRONT DAC02h to except Output14h	-	1.1	-	Vrms
Other DAC to Output	-	1.1	-	Vrms
Dynamic Range with −60dB Signal (A-Weight)				
FRONT DAC02h to Output14h/1Bh	-	120/110	-	dB FSA
FRONT DAC02h to except Output14h	-	98	-	dB FSA
Other DACs	-	98	-	dB FSA
Dynamic Range with −60dB Signal (A-Weight)				
ADC09h from LINE1 and MIC2	-	110	-	dB FSA
ADC09h form except LINE1 and MIC2	-	92	-	dB FSA
Other ADCs	-	92	-	dB FSA
THD+N with −3dB Signal (No A-Weight)				
ADC	-	-85	-	dB FS
DAC	-	-90	-	dB FS
DAC to Headphone Amplifier Output@32Ω Load	-	-80	-	dB FS
Magnitude Response (10KΩ Load)				
All DAC @Fs=48KHz (FR=±0.05dB)	0	-	21,792	Hz
All DAC @Fs=96KHz (FR=±0.05dB)	0	-	43,584	Hz
All DAC @Fs=192KHz (FR=±0.05dB)	0	-	87,168	Hz
All ADC @Fs=48KHz (FR=±0.04dB)	0	-	19,200	Hz
All ADC @Fs=96KHz (FR=±0.04dB)	0	-	38,400	Hz
All ADC @Fs=192KHz (FR=±0.04dB)	0	-	76,800	Hz
Power Supply Rejection (Measured at 1kHz Point)	-	-60	-	dB
Amplifier Gain Step	-	0.75	-	dB
Channel Separation (Crosstalk)	-	-80	-	dB
Input Impedance (Gain=0dB)				
LINE1 (High Performance)	-	16	-	KΩ
LINE1 (Normal)	-	45	-	KΩ
Others		64	-	KΩ
Output Impedance				
Amplified Output	-	1	-	Ω
Non-Amplified Output	-	100	-	Ω

Parameter	Min	Typical	Max	Units
Digital Power Supply Current (Normal/DVD-Audio) DVDD=3.3V	-	35	-	mA
Digital Power Supply Current (D2) DVDD=3.3V	-	-	100	μA
Analog Power Supply Current (Normal Operation) AVDD1=5.0V	-	100	-	mA
Analog Power Supply Current (D2) AVDD1=5.0V	-	2.5	-	mA
VREFOUTx Output Voltage	2.25	3.2	4.0	V
VREFOUTx Output Current	-	5	-	mA

10. Application Circuits

To get the best compatibility in hardware design and software driver, any modification should be confirmed with Realtek. Realtek may update the latest application circuits onto our web site (www.realtek.com) without modifying this datasheet.

11. Mechanical Dimensions

Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
A	0.80	0.85	0.90	0.031	0.033	0.035
A_1	0.00	0.02	0.05	0.000	0.001	0.002
A_2	-	0.65	0.70	-	0.026	0.028
A_3	0.2 REF			0.008 REF		
b	0.15	0.20	0.25	0.006	0.008	0.010
D/E	7.00 BSC			0.276 BSC		
D_2/E_2	4.35	4.60	4.85	0.171	0.181	0.191
e	0.40 BSC			0.016 BSC		
L	0.30	0.40	0.50	0.012	0.016	0.020

Notes: *CONTROLLING DIMENSION: MILLIMETER (mm).*
REFERENCE DOCUMENT: JEDEC MO-220.

12. Ordering Information

Table 97.   Ordering Information

Part Number	Description	Status
ALC1220-VB2-CG	QFN-56 'Green' Package (7mm x 7mm)	ES

Note: See page 10 for 'Green' package and version identification.

* Please contact a Realtek sales representative for sample availability.

Realtek Semiconductor Corp.
Headquarters
No. 2, Innovation Road II, Hsinchu Science Park,
Hsinchu 300, Taiwan.
Tel: 886-3-5780211   Fax: 886-3-5776047
www.realtek.com